Buffer circuit, buffer tree, and semiconductor device
First Claim
1. A buffer circuit having an input terminal for receiving an input signal and an output terminal for outputting an output signal, comprising:
- a first transistor and a second transistor connected in series between a first power supply and a second power supply having different power supply voltages, each having a control terminal, said first and second transistors being controlled to be on and off based on signals respectively fed to said control terminals, a connection node between said first and second transistors being connected to said output terminal of said buffer circuit, said control terminal of said first transistor being connected to said input terminal of said buffer circuit; and
a control circuit having at least an input terminal for receiving the input signal supplied to said input terminal of said buffer circuit, and an output terminal for outputting the signal to be supplied to said control terminal of said second transistor, said control circuit performing control so that when the input signal is at a second logic level corresponding to the voltage of said second power supply, said second transistor is turned off, when the input signal changes from the second logic level to a first logic level corresponding to the voltage of said first power supply, said second transistor is turned on to cause a voltage of an output signal of said output terminal of said buffer circuit to change to the voltage of said second power supply, thereafter, before the input signal undergoes a transition from the first logic level to the second logic level, said second transistor is set to be off, and when the input signal undergoes a transition from the first logic level to the second logic level and said first transistor is switched from off to on, said second transistor is kept off.
2 Assignments
0 Petitions
Accused Products
Abstract
A buffer circuit includes first and second transistors which are connected in series between first and second power supplies and which are controlled to be on/off based on values of signals at their control terminals are provided, in which a connection point between the two transistors is connected to an output terminal (OUT) and a control terminal of the first transistor is connected to an input terminal (IN), and a control circuit for performing on/off control over the second transistor based on an input signal from the input terminal (IN). The control circuit performs control so that when the input signal is at a second logic level corresponding to the second power supply, the second transistor is turned off, when the input signal goes to a first logic level corresponding to the first power supply, the second transistor is turned on to cause the output terminal (OUT) to a second power supply voltage, next, when the second transistor is turned off and then the input signal undergoes a transition from the first logic level to the second logic level and the first transistor switches from off to on, with the second transistor being kept off. A flip-flop is connected to the output terminal (OUT).
10 Citations
27 Claims
-
1. A buffer circuit having an input terminal for receiving an input signal and an output terminal for outputting an output signal, comprising:
-
a first transistor and a second transistor connected in series between a first power supply and a second power supply having different power supply voltages, each having a control terminal, said first and second transistors being controlled to be on and off based on signals respectively fed to said control terminals, a connection node between said first and second transistors being connected to said output terminal of said buffer circuit, said control terminal of said first transistor being connected to said input terminal of said buffer circuit; and
a control circuit having at least an input terminal for receiving the input signal supplied to said input terminal of said buffer circuit, and an output terminal for outputting the signal to be supplied to said control terminal of said second transistor, said control circuit performing control so that when the input signal is at a second logic level corresponding to the voltage of said second power supply, said second transistor is turned off, when the input signal changes from the second logic level to a first logic level corresponding to the voltage of said first power supply, said second transistor is turned on to cause a voltage of an output signal of said output terminal of said buffer circuit to change to the voltage of said second power supply, thereafter, before the input signal undergoes a transition from the first logic level to the second logic level, said second transistor is set to be off, and when the input signal undergoes a transition from the first logic level to the second logic level and said first transistor is switched from off to on, said second transistor is kept off. - View Dependent Claims (2, 3, 4, 5, 6, 7, 14, 15, 16, 17, 21)
-
-
8. A buffer circuit including a first buffer having an input terminal for receiving an input signal and an output terminal for outputting an inverted signal of the input signal;
- and
a second buffer circuit having an input terminal connected to said output terminal of said first buffer circuit, inverting the signal supplied to said input terminal and having an output terminal for outputting the inverted signal;
said first buffer circuit comprising;
a first transistor and a second transistor connected in series between a first power supply and a second power supply having different power supply voltages, each having a control terminal, said first and second transistors being controlled to be on and off based on signals respectively fed to said control terminals, a connection node between said first transistor and said second transistor being connected to said output terminal of said buffer circuit, said control terminal of said first transistor being connected to said input terminal of said buffer circuit; and
a first control circuit having at least an input terminal for receiving the input signal supplied to said input terminal of said first buffer circuit, and having an output terminal for outputting the signal to be supplied to said control terminal of said second transistor, said first control circuit performing control so that when the input signal is at a second logic level corresponding to the voltage of said second power supply, said second transistor is turned off, when the input signal changes from the second logic level to a first logic level corresponding to the voltage of said first power supply, said second transistor is turned on to cause an output signal voltage of said output terminal of said buffer circuit to undergo a transition to the voltage of said second power supply, thereafter, before the input signal undergoes a transition from the first logic level to the second logic level, said second transistor is set to be off, and when the input signal undergoes a transition from the first logic level to the second logic level and said first transistor is switched from said off to on, said second transistor is kept off;
said second buffer circuit comprising;
a third transistor and a fourth transistor connected in series between said first power supply and said second power supply, being controlled to be on and off based on signals supplied to respective control terminals thereof, a connection node between said third transistor and said fourth transistor being connected to said output terminal of said second buffer circuit, said control terminal of said third transistor being connected to said input terminal of said second buffer circuit; and
a second control circuit having at least an input terminal for receiving the output signal of said first buffer circuit supplied to said input terminal of said second buffer circuit and having an output terminal for outputting the signal to be supplied to said control terminal of said fourth transistor, said second control circuit performing control so that when the output signal of said first buffer circuit is at the first logic level, said fourth transistor is turned off, when the output signal of said first buffer circuit changes from the first logic level to the second logic level, said fourth transistor is turned on to cause an output signal voltage of said output terminal of said second buffer circuit to undergo a transition to the voltage of said first power supply, thereafter, before the output signal of said first buffer circuit undergoes a transition from the second logic level to the first logic level, said fourth transistor is set to be off, and when the output signal of said first buffer circuit changes from the second logic level to the first logic level and said third transistor is switched from off to on, said fourth transistor is kept in off. - View Dependent Claims (18, 22)
- and
-
9. A buffer circuit comprising:
-
first and second MOS transistors of mutually opposite conductivity types, connected in series between a high-potential power supply and a low-potential power supply, a connection node between a drain of said first MOS transistor and a drain of said second MOS transistor being connected to an output terminal of said buffer circuit, a gate of said first MOS transistor being connected to an input terminal of said buffer circuit; and
a control circuit receiving an input signal supplied to said input terminal of said buffer circuit and outputting a signal to be supplied to a gate of said second MOS transistor, said control circuit performing control so that when the input signal is at a second logic level corresponding to a voltage of said low-potential power supply, said second MOS transistor is turned off, when the input signal is at a first logic level corresponding to a voltage of said high-potential power supply, said second MOS transistor is turned on to cause a voltage of an output signal of said output terminal of said buffer circuit to undergo a transition to the voltage of said low-potential power supply, thereafter, before the input signal undergoes a transition from the first logic level to the second logic level, the signal supplied to said gate of said second MOS transistor is set at the second logic level to turn off said second MOS transistor, and when the input signal undergoes a transition from the first logic level to the second logic level to cause said first MOS transistor to transition from off to on, said second MOS transistor is kept off. - View Dependent Claims (11, 12, 13, 19, 20)
-
-
10. A buffer circuit comprising:
-
first and second MOS transistors of mutually opposite conductivity types, connected in series between a high-potential power supply and a low-potential power supply, a connection node between a drain of said first MOS transistor and a drain of said second MOS transistor being connected to an output terminal of said buffer circuit, a gate of said first MOS transistor being connected to an input terminal of said buffer circuit; and
a control circuit receiving an input signal supplied to an input terminal of said buffer circuit and outputting a signal to be supplied to a gate of said second MOS transistor, said control circuit performing control so that when the input signal is at a second logic level corresponding to a voltage of said high-potential power supply, said second MOS transistor is turned off, when the input signal is at a first logic level corresponding to a voltage of said low-potential power supply, said second MOS transistor is turned on to cause a voltage of an output signal of said output terminal of said buffer circuit to undergo a transition to the voltage of said high-potential power supply, thereafter, before the input signal undergoes a transition from the first logic level to the second logic level, the signal supplied to said gate of said second MOS transistor is set at the second logic level to turn off said second MOS transistor, and when the input signal undergoes a transition from the first logic level to the second logic level and said first MOS transistor undergoes a transition from off to on, said second MOS transistor is kept off. - View Dependent Claims (23, 24, 25)
-
-
26. A buffer circuit having at least an input terminal and an output terminal;
- said buffer circuit further comprising;
a pair of transistors connected to said output terminal, respectively pulling up and pulling down said output terminal based on the input signal received at said input terminal;
a control circuit, receiving at least said input signal for controlling to cause one transistor of said paired transistors which is turned on based on said input signal to be in an off state at least at a beginning of a transition of other transistor of said paired transistors switching from an off state to an on state according to a transition of said input signal. - View Dependent Claims (27)
- said buffer circuit further comprising;
Specification