Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND
First Claim
Patent Images
1. A flash memory device formed from a substrate, the device comprising:
- strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions, wherein adjacent first and second strings undergo programming operations at the same time, and wherein when programming a selected cell of the first string, any change in the potential in the second adjacent string is shielded from the first string by wordlines extending across adjacent strings and extending between the floating gates of the first and second strings into the shallow trench isolation areas between the channel regions of adjacent strings to shield a floating gate of a first string from a potential of a second adjacent string.
3 Assignments
0 Petitions
Accused Products
Abstract
A NAND flash memory structure with a wordline or control gate that provides shielding from Yupin effect errors and generally from potentials in adjacent strings undergoing programming operations with significant variations in potential.
-
Citations
20 Claims
-
1. A flash memory device formed from a substrate, the device comprising:
-
strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions, wherein adjacent first and second strings undergo programming operations at the same time, and wherein when programming a selected cell of the first string, any change in the potential in the second adjacent string is shielded from the first string by wordlines extending across adjacent strings and extending between the floating gates of the first and second strings into the shallow trench isolation areas between the channel regions of adjacent strings to shield a floating gate of a first string from a potential of a second adjacent string. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A flash memory device comprising:
-
strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above a substrate;
shallow trench isolation areas between the strings;
wordlines extending across adjacent strings and extending between the floating gates into the shallow trench isolation areas between the strings, wherein in the case of programming adjacent NAND strings, a channel of a first string adjacent a floating gate of a second string may be at a first potential for a number of programming pulses and changed to a second potential during subsequent programming pulses, and wherein the potential of the channel of the first string may couple to the potential of the floating gate of the second string, and wherein the wordline shields the floating gate of the second string from the potential of the channel of the first string. - View Dependent Claims (7, 8, 9)
-
-
10. A flash memory device formed from a substrate, the device comprising:
-
strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, the floating gates formed above a gate oxide layer formed upon cell channel regions within the substrate;
control gates that extend across adjacent strings and between the floating gates of adjacent strings, each control gate extending down past an upper surface of the substrate to shield a selected floating gate during a read or verify operation from the potential present in an adjacent string. - View Dependent Claims (11, 12, 13)
-
-
14. A flash memory device formed from a substrate, the device comprising:
-
strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, wherein the strings are separated by shallow trench isolation areas;
two or more discrete programming levels programmed by increasing a programming potential until the levels are reached, wherein once the floating gates have reached a steady state a linear increase in programming potential results in an approximately linear increase in floating gate charge given a constant potential surrounding environment; and
wordlines extending across adjacent strings and extending between the floating gates into the shallow trench isolation areas, such that when a floating gate of a selected string is read or verified, the wordline minimizes deviation from the linear increase due to voltage variations in the surrounding environment. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A flash memory device comprising:
-
strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above a substrate;
wherein in the case of programming adjacent NAND strings, a channel of a first string adjacent a floating gate of a second string may be at a first potential for a number of programming pulses and changed to a second potential during subsequent programming pulses; and
means for controlling the floating gates and for isolating the floating gates from variations of adjacent potential fields during and between program pulses, the means for controlling the floating gates and for isolating the floating gates extending between the floating gates to or below the upper level of the substrate.
-
Specification