Sub-micron high input voltage tolerant input output (I/O) circuit
First Claim
1. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:
- an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices coupled between a power supply (VDDO) and an I/O pad;
a lower pair of N-channel MOS devices (NMOS), coupled between the I/O pad and a ground potential;
a first bias circuit providing a first bias voltage to the first upper PMOS device when the I/O pad is in an output mode and VDDO voltage otherwise;
a second bias circuit providing a second bias voltage to the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;
a third bias circuit providing a first fixed voltage to the second upper PMOS device when VPAD is less than the VDDO voltage and a voltage equal to VPAD otherwise; and
a fourth bias circuit providing a second fixed voltage when VPAD is less than a pre-determined value and a voltage higher than the second fixed voltage otherwise.
3 Assignments
0 Petitions
Accused Products
Abstract
A method of providing bias voltages for input output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those circuits can handle. By placing input and output devices, in series, external voltages can be divided between the devices thereby reducing junction voltages seen by internal devices. By using external voltages as part of a biasing scheme for integrated circuit devices, stress created by the differential between external voltages and internal voltages can be minimized. Additionally device wells can be biased so that they are at a potential that is dependant on the external voltages seen by the low voltage integrated circuit.
43 Citations
4 Claims
-
1. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:
-
an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices coupled between a power supply (VDDO) and an I/O pad;
a lower pair of N-channel MOS devices (NMOS), coupled between the I/O pad and a ground potential;
a first bias circuit providing a first bias voltage to the first upper PMOS device when the I/O pad is in an output mode and VDDO voltage otherwise;
a second bias circuit providing a second bias voltage to the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;
a third bias circuit providing a first fixed voltage to the second upper PMOS device when VPAD is less than the VDDO voltage and a voltage equal to VPAD otherwise; and
a fourth bias circuit providing a second fixed voltage when VPAD is less than a pre-determined value and a voltage higher than the second fixed voltage otherwise. - View Dependent Claims (2, 3, 4)
-
Specification