Decoding method for a multi-length-mode instruction set
First Claim
Patent Images
1. A decoding method for a multi-length-mode instruction set, comprising the steps of:
- rearranging a fixed length instruction into an instruction-partitioned part and a zero-filling part;
decoding the rearranged instruction as multiple fields based on the rearranged instruction format requirement; and
choosing one field from the multiple fields through a multiplexer as the destination register'"'"'s content according to the length of the desired instruction part.
1 Assignment
0 Petitions
Accused Products
Abstract
A decoding method for a multi-length-mode instruction set. The decoding method includes the steps of: rearranging a fixed length instruction into an instruction-partitioned part and a zero-filling part; decoding the rearranged instruction as multiple fields based on the rearranged instruction format requirement; and choosing one field from the multiple fields through a multiplexer as the destination register'"'"'s content according to the length of the desired instruction part. Therefore, the decoding method can support various lengths of instruction sets using an additional multiplexer with a very small additional memory space.
21 Citations
19 Claims
-
1. A decoding method for a multi-length-mode instruction set, comprising the steps of:
-
rearranging a fixed length instruction into an instruction-partitioned part and a zero-filling part;
decoding the rearranged instruction as multiple fields based on the rearranged instruction format requirement; and
choosing one field from the multiple fields through a multiplexer as the destination register'"'"'s content according to the length of the desired instruction part. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A decoding method for a multi-length-mode instruction set, comprising the steps of:
-
partitioning a fixed length instruction into multiple sub-instruction parts;
re-positioning the multiple sub-instruction parts in the fixed length instruction by a high-low order so that the fixed length instruction is divided into an instruction-partitioned part and a zero-filling part;
receiving the instruction-partitioned part and the zero-filling part using a customerized decoder;
performing the zero-filling action according to the received zero-filling part;
decoding the received instruction-partitioned part into multiple fields according to the received instruction-partitioned part'"'"'s format requirement; and
choosing one field from the multiple fields through a multiplexer as the destination register'"'"'s content according to the length of the desired instruction part. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
Specification