Method and apparatus for synchronously transferring data across multiple clock domains
First Claim
1. An apparatus for adjusting a degree of alignment of clock phases of a first clock driving logic of a first clock domain of an integrated circuit (IC) and a second clock driving logic of a second clock domain of the IC, the apparatus comprising:
- phase-alignment logic, the phase-alignment logic being configured to receive input from a user interface, the input automatically configuring the phase-alignment logic to delay the phase of at least one of the first and second clocks to adjust the degree of alignment of the phases of the first and second clocks.
10 Assignments
0 Petitions
Accused Products
Abstract
A method and an apparatus for aligning the phases of clocks of different clock domains of an IC to enable data to be transferred synchronously across the clock domains. The present invention comprises a phase-alignment system that is adjustable via a user interface to enable the clock phases to be adjusted. A user controls the degree of alignment of the phases via the user interface. The present invention enables the phases of clocks of different clock domains to be adjusted even after the IC has been fabricated.
-
Citations
16 Claims
-
1. An apparatus for adjusting a degree of alignment of clock phases of a first clock driving logic of a first clock domain of an integrated circuit (IC) and a second clock driving logic of a second clock domain of the IC, the apparatus comprising:
phase-alignment logic, the phase-alignment logic being configured to receive input from a user interface, the input automatically configuring the phase-alignment logic to delay the phase of at least one of the first and second clocks to adjust the degree of alignment of the phases of the first and second clocks. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
14. A method for adjusting a degree of alignment of clock phases of a first clock driving logic of a first clock domain of an integrated circuit (IC) and a second clock driving logic of a second clock domain of the IC, the method comprising:
-
receiving input from a user interface in phase-alignment logic of the IC;
automatically configuring the phase-alignment logic in accordance with said input to delay at least one of the first and second clocks in time thereby adjusting a degree of alignment of the phases of the first and second clocks. - View Dependent Claims (15, 16)
-
Specification