Semiconductor memory device
First Claim
Patent Images
1. A semiconductor memory device comprising:
- an input pin row including a plurality of input pins;
an output pin row including a plurality of output pins;
a memory cell array including a plurality of cell plates in a plurality of cell columns between the input and output pin rows;
a plurality of sense amplifiers in two amplifier columns disposed between the adjacent two of the plurality of cell-columns;
an address circuitry;
an address transition detector (ATD) circuitry to provide an ATD pulse upon detecting a transition in the address circuitry;
an ATD pulse synthesizer to provide a synthesized pulse in response to the ATD pulse;
an output circuitry; and
a delay circuitry to provide a sense amplifier data latch signal and an output data latch signal in response to the synthesized pulse from the ATD pulse synthesizer, at least the address, ATD and delay circuitries being disposed between the input pin row and the plurality of cell columns, the ATD pulse synthesizer being disposed between the two amplifier columns and spaced a predetermined signal transmission path from the ATD and delay circuitries.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory device is comprised of a plurality of sense amplifiers. The sense amplifiers are arranged in two amplifier columns. The two amplifier columns are disposed between two cell columns of cell plates. An address circuitry, an ATD circuitry, and a delay circuitry are disposed between an input pin row and the two cell columns. An ATD pulse synthesizer Is disposed between the two amplifier columns and spaced a predetermined signal transmission path from the ATD and delay circuitries.
3 Citations
10 Claims
-
1. A semiconductor memory device comprising:
-
an input pin row including a plurality of input pins;
an output pin row including a plurality of output pins;
a memory cell array including a plurality of cell plates in a plurality of cell columns between the input and output pin rows;
a plurality of sense amplifiers in two amplifier columns disposed between the adjacent two of the plurality of cell-columns;
an address circuitry;
an address transition detector (ATD) circuitry to provide an ATD pulse upon detecting a transition in the address circuitry;
an ATD pulse synthesizer to provide a synthesized pulse in response to the ATD pulse;
an output circuitry; and
a delay circuitry to provide a sense amplifier data latch signal and an output data latch signal in response to the synthesized pulse from the ATD pulse synthesizer, at least the address, ATD and delay circuitries being disposed between the input pin row and the plurality of cell columns, the ATD pulse synthesizer being disposed between the two amplifier columns and spaced a predetermined signal transmission path from the ATD and delay circuitries. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
Specification