Boosted voltage supply
First Claim
Patent Images
1. A boosted voltage supply comprising:
- DC voltage supply providing plural voltage levels;
a boosting capacitor having first and second terminals; and
a switching circuit including a first transistor between one level of the voltage supply and the first terminal of the boosting capacitor and a second transistor between the first terminal of the boosting capacitor and a capacitive load, the first transistor and the second transistor being driven by clock signals, the switching circuit alternately connecting the first terminal of the boosting capacitor to the voltage supply and to the capacitive load while alternating the level of the voltage supply connected to the second terminal of the boosting capacitor to pump the voltage on the capacitive load to a boosted voltage level greater than and of the same polarity as the DC voltage supply, the second transistor being fully switched to substantially eliminate a threshold voltage reduction of boosted voltage.
3 Assignments
0 Petitions
Accused Products
Abstract
A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.
33 Citations
2 Claims
-
1. A boosted voltage supply comprising:
-
DC voltage supply providing plural voltage levels;
a boosting capacitor having first and second terminals; and
a switching circuit including a first transistor between one level of the voltage supply and the first terminal of the boosting capacitor and a second transistor between the first terminal of the boosting capacitor and a capacitive load, the first transistor and the second transistor being driven by clock signals, the switching circuit alternately connecting the first terminal of the boosting capacitor to the voltage supply and to the capacitive load while alternating the level of the voltage supply connected to the second terminal of the boosting capacitor to pump the voltage on the capacitive load to a boosted voltage level greater than and of the same polarity as the DC voltage supply, the second transistor being fully switched to substantially eliminate a threshold voltage reduction of boosted voltage.
-
-
2. A method of supplying a boosted voltage comprising:
-
providing plural voltage levels and a boosting capacitor having first and second terminals; and
with clock signals applied to switches, alternately switching the first terminal of the boosting capacitor to the voltage supply and to a capacitive load while alternating the level of the voltage supply connected to the second terminal of the boosting capacitor to pump the capacitive load to a boosted voltage level greater than and of the same polarity as the DC voltage supply, the switch between the first terminal of the boosting capacitor and the capacitive load being fully switched to substantially eliminate a threshold voltage reduction of boosted voltage.
-
Specification