Thin film transistor array panel for a liquid crystal display and methods for manufacturing the same
First Claim
1. A thin film transistor array panel for a liquid crystal display, comprising:
- an insulating substrate including a display area, a peripheral area around a circumference of the display area, and an outer area comprising other than the display area and the peripheral area;
a black matrix formed on the display area of the insulating substrate and having an opening of a matrix array corresponding to pixels;
red, blue and green color filters formed at the pixels on the insulating substrate;
an insulating layer covering the black matrix and the color filters;
a gate wire including a gate line and a gate electrode connected to the gate line, and formed on the insulating layer;
a gate insulating layer covering the gate wire on the insulating layer;
a semiconductor pattern formed on the gate insulating layer;
a data wire including a source electrode and a drain electrode that are made of a same layer on the semiconductor pattern and separated from each other, and a data line connected to the source electrode and defining a pixel in a matrix array by crossing the gate line;
a passivation layer covering the data wire and having a first contact hole exposing the drain electrode; and
a pixel wire including a pixel electrode connected to the drain electrode through the first contact hole.
2 Assignments
0 Petitions
Accused Products
Abstract
A black matrix having an opening at pixels of a matrix array in a display area, a common wire including common pads and common signal lines, and gate pads in a peripheral area, and an alignment key in outer area to align interlayer thin films are formed on an insulating substrate. Red, blue and green color filters the edge of which overlap the black matrix are formed at the pixels on the insulating substrate, and an organic insulating layer covering the black matrix and the color filters and having a contact hole exposing the gate pad is formed thereon. A gate wire including a gate line connected to the gate pad through the contact hole and a gate electrode connected to the gate line is formed on the organic insulating layer, and a gate insulating layer covering the gate wire is formed on the organic insulating layer. A semiconductor pattern and ohmic contact layers are sequentially formed on the gate insulating layer of the gate electrode. A data wire including a source electrode and a drain electrode that are made of a same layer on the ohmic contact layers and separated from each other, and a data line connected to the source electrode and defining the pixels of a matrix array by crossing the gate line is formed on the gate insulating layer. A passivation layer covering the data wire and having contact holes exposing the gate pad and the data pad is formed, and a pixel wire including a pixel electrode, a redundant gate pad, a redundant data pad that are respectively connected to the drain electrode, the gate pad and the data pad through the contact holes.
36 Citations
35 Claims
-
1. A thin film transistor array panel for a liquid crystal display, comprising:
-
an insulating substrate including a display area, a peripheral area around a circumference of the display area, and an outer area comprising other than the display area and the peripheral area;
a black matrix formed on the display area of the insulating substrate and having an opening of a matrix array corresponding to pixels;
red, blue and green color filters formed at the pixels on the insulating substrate;
an insulating layer covering the black matrix and the color filters;
a gate wire including a gate line and a gate electrode connected to the gate line, and formed on the insulating layer;
a gate insulating layer covering the gate wire on the insulating layer;
a semiconductor pattern formed on the gate insulating layer;
a data wire including a source electrode and a drain electrode that are made of a same layer on the semiconductor pattern and separated from each other, and a data line connected to the source electrode and defining a pixel in a matrix array by crossing the gate line;
a passivation layer covering the data wire and having a first contact hole exposing the drain electrode; and
a pixel wire including a pixel electrode connected to the drain electrode through the first contact hole. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9)
-
-
2. The thin film transistor array panel of claim 2, further comprising an alignment key formed of a same layer as the black matrix or the color filters of the outer area.
-
10. A method for manufacturing a thin film transistor array panel for a liquid crystal display, comprising steps of:
-
forming a black matrix on a display area of an insulating substrate including a display area, a peripheral area around the circumference of the display area, and an outer area comprising an area other than the display area and the peripheral area;
forming red, blue and green color filters on the insulating substrate;
forming an insulating layer covering the black matrix and the color filters;
forming an alignment key on the outer area. forming a gate wire including a gate line and a gate electrode connected to the gate line on the insulating layer;
forming a gate insulating layer covering the gate wire;
forming a semiconductor pattern on the gate insulating layer of the gate electrode;
forming a data wire including a source electrode and a drain electrode, and a data line defining a pixel of a matrix array by crossing the gate line; and
forming a pixel electrode connected to the drain electrode.
-
-
11. A thin film transistor array panel for a liquid crystal display, comprising:
-
a data wire including a data line formed on an insulating substrate;
red, blue and green color filters formed at the pixels on the insulating substrate;
an insulating layer covering the data wire and the color filters;
a gate wire including a gate line defining the pixel by crossing the data line and a gate electrode connected to the gate line, and formed on the insulating layer;
a gate insulating layer covering the gate wire on the insulating layer, and having a first contact hole exposing the data line along with the insulating layer;
a semiconductor pattern formed on the gate insulating layer of the gate electrode; and
a pixel wire including a source electrode connected to the data line through the first contact hole and a drain electrode, which are made of a same layer on the semiconductor pattern and separated from each other, and a pixel electrode connected to the drain electrode and formed on the pixels. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
-
25. A liquid crystal display, comprising:
-
a lower insulating panel including a data wire including a data line formed on a first insulating substrate, red, blue and green color filters formed at the pixels on the first insulating substrate, an insulating layer covering the data wire and the color filters, a gate wire formed on the insulating layer and including a gate line defining a pixel by crossing the data line and a gate electrode connected to the gate line, a gate insulating layer covering the gate wire on the insulating layer and having a first contact hole exposing the data line along with the insulating layer, a semiconductor pattern formed on the gate insulating layer of the gate electrode, and a pixel wire including a source electrode connected to the data line through the first contact hole, and a drain electrode, which are made of a same layer on the semiconductor pattern and separated from each other, and a pixel electrode connected to the drain electrode and formed on the pixels; and
an upper insulating panel including a common electrode thereon that opposes the lower insulating panel. - View Dependent Claims (26, 27)
-
-
28. A thin film transistor array panel, comprising:
-
a plurality of pixels defined by gate lines and data lines; and
a plurality of thin film transistor and pixel electrodes formed at the pixel and electrically connected to the gate lines and the data lines, wherein a semiconductor layers of the thin film transistors have a double-layered structure including amorphous silicon layers, which have different band gaps. - View Dependent Claims (29)
-
-
30. A thin film transistor array panel, comprising:
-
a plurality of pixels defined by gate lines and data lines; and
a plurality of thin film transistor and pixel electrodes formed at the pixel and electrically connected to the gate lines and the data lines, wherein a gate insulating layer that is one element of the thin film transistor have a double-layered structure including a lower insulating layer and an upper insulating layer. - View Dependent Claims (31)
-
-
32. A method for manufacturing a thin film transistor array panel for a liquid crystal display, comprising steps of:
-
forming a data wire including a data line on an insulating substrate;
forming red, blue and green color filters at the pixels on the insulating substrate;
forming an insulating layer covering the data wire and the color filters;
forming a gate wire including a gate line and a gate electrode on the insulating layer;
forming a gate insulating layer covering the gate wire on the insulating layer;
forming a semiconductor pattern and a first contact hole exposing the data line at the insulating layer and the gate insulating layer;
forming ohmic contact layers on the semiconductor pattern; and
forming a pixel wire including a source electrode and a drain electrode on the ohmic contact layers, which are made of a same layer on the semiconductor pattern and separated from each other, and a pixel electrode connected to the drain electrode and formed on the pixels. - View Dependent Claims (33, 34)
-
-
35. A method for manufacturing a thin film transistor array panel for a liquid crystal display, comprising steps of:
-
forming a data wire including a data line on an insulating substrate;
forming red, blue and green color filters at the pixels on the insulating substrate;
forming an insulating layer covering the data wire and the color filters;
forming a first contact hole and exposing the data line by patterning the insulating layer;
forming a gate wire including a gate line and a gate electrode connected to the gate line on the insulating layer;
forming a gate insulating layer covering the gate wire on the insulating layer;
forming a semiconductor pattern and exposing the data line through the first contact hole;
forming ohmic contact layers on the semiconductor pattern; and
forming a pixel wire including a source electrode and a drain electrode on the ohmic contact layers, which are made of a same layer on the ohmic contact layers and separated from each other, and a pixel electrode connected to the drain electrode and formed on the pixels.
-
Specification