Thin film transistor array panel and manufacturing method thereof
First Claim
1. A thin film transistor array panel comprising:
- a first conductive layer formed on an insulating substrate;
a gate insulating layer on the first conductive layer;
a semiconductor layer on the gate insulating layer;
a second conductive layer formed at least in part on the semiconductor layer and including a data line and a drain electrode separated from each other, the second conductive layer including a lower film of barrier metal and an upper film of Al or Al alloy;
a passivation layer covering the semiconductor layer; and
a third conductive layer formed on the second conductive layer and contacting the second conductive layer, wherein at least an edge of the upper film lies on the lower film such that the lower film includes a first portion exposed out of the upper film, and the third conductive layer contacts the first portion of the lower film.
2 Assignments
0 Petitions
Accused Products
Abstract
Gate lines are formed on a substrate. A gate insulating layer, a semiconductor layer, an intrinsic a-Si layer, an extrinsic a-Si layer, a lower film of Cr and an upper film of Al containing metal are sequentially deposited, and the upper film and the lower film are patterned to form data lines and drain electrodes. A photoresist is formed, and the upper film is patterned using the photoresist as an etch mask to expose contact portions of the lower film of the drain electrodes. Exposed portions of the extrinsic a-Si layer and the intrinsic a-Si layer are removed, and then the photoresist and underlying portions of the extrinsic a-Si layer are removed. A passivation layer is formed and patterned along with the gate insulating layer to form contact holes exposing the contact portions of the lower film, and pixel electrodes are formed to contact the contact portions.
-
Citations
35 Claims
-
1. A thin film transistor array panel comprising:
-
a first conductive layer formed on an insulating substrate;
a gate insulating layer on the first conductive layer;
a semiconductor layer on the gate insulating layer;
a second conductive layer formed at least in part on the semiconductor layer and including a data line and a drain electrode separated from each other, the second conductive layer including a lower film of barrier metal and an upper film of Al or Al alloy;
a passivation layer covering the semiconductor layer; and
a third conductive layer formed on the second conductive layer and contacting the second conductive layer, wherein at least an edge of the upper film lies on the lower film such that the lower film includes a first portion exposed out of the upper film, and the third conductive layer contacts the first portion of the lower film. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A method of manufacturing a thin film transistor array panel, the method comprising:
-
forming a gate conductive layer on an insulating substrate;
forming a gate insulating layer;
forming a semiconductor layer;
forming a data conductive layer including a data line and a drain electrode separated from each other and a double-layered structure including a lower film and an upper film;
removing a first portion of the upper film to expose a first portion of the lower film; and
forming a pixel conductive layer contacting the first portion of the lower film, wherein the formation of the semiconductor layer is performed by using a photoresist and the removal of the first portion of the upper film is performed by using the photoresist as an etch mask. - View Dependent Claims (14, 15, 16, 17, 18, 19, 33, 34)
-
-
20. A thin film transistor array panel comprising:
-
a gate conductive layer formed on an insulating substrate;
a gate insulating layer on the gate conductive layer;
a semiconductor layer on the gate insulating layer;
a data conductive layer formed at least in part on the semiconductor layer and including a data line and a drain electrode separated from each other;
a passivation layer covering the semiconductor layer; and
a pixel electrode contacting the drain electrode, wherein boundary of the semiconductor layer is exposed out of the data line except for places near the drain electrode and an end portion of the data line. - View Dependent Claims (21, 22, 23, 24, 25, 26, 27, 28, 29)
-
-
30. A method of manufacturing a thin film transistor array panel, the method comprising:
-
forming a gate line on an insulating substrate;
forming a gate insulating layer on the gate line;
forming a semiconductor layer on the gate insulating layer;
forming a data conductive layer including a data line intersecting the gate line and a drain electrode separated from the data line;
forming a pixel conductive layer contacting the drain electrode, wherein the formation of the semiconductor layer is performed by using a photoresist as an etch mask and the photoresist does not cover a portion of the data conductive layer. - View Dependent Claims (31, 32, 35)
-
Specification