×

Thin film transistor array panel and manufacturing method thereof

  • US 20040056251A1
  • Filed: 07/15/2003
  • Published: 03/25/2004
  • Est. Priority Date: 07/19/2002
  • Status: Active Grant
First Claim
Patent Images

1. A thin film transistor array panel comprising:

  • a first conductive layer formed on an insulating substrate;

    a gate insulating layer on the first conductive layer;

    a semiconductor layer on the gate insulating layer;

    a second conductive layer formed at least in part on the semiconductor layer and including a data line and a drain electrode separated from each other, the second conductive layer including a lower film of barrier metal and an upper film of Al or Al alloy;

    a passivation layer covering the semiconductor layer; and

    a third conductive layer formed on the second conductive layer and contacting the second conductive layer, wherein at least an edge of the upper film lies on the lower film such that the lower film includes a first portion exposed out of the upper film, and the third conductive layer contacts the first portion of the lower film.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×