Ferroelectric transistor for storing two data bits
First Claim
1. A non-volatile memory storage method comprising:
- providing an array of field effect transistors (FETs), wherein each FET in the array has a gate, drain, source, and substrate terminals, a first ferroelectric region between the gate and the source, and a second ferroelectric region between the gate and the drain, wherein the array is arranged in rows and columns, the gates of the FETs in a same row being coupled to a word line, the sources of FETs in a same column being coupled to a source bit line, and the drains of FETs in a same column being coupled to a drain bit line;
applying a voltage greater than the coercive voltage across a selected word line and a source bit line and the selected word line and the drain bit line of the same FET to polarize first and second ferroelectric regions associated with that FET to a first state while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage greater that the coercive voltage across the selected word line and the source bit line in the opposite direction to polarize said first ferroelectric region of the selected FET to a second state while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage less that the coercive voltage across the selected word line and the source bit line in the opposite direction to not polarize said first ferroelectric region of the selected FET while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage greater that the coercive voltage across the selected word line and the drain bit line in the opposite direction to polarize said first ferroelectric region of the selected FET to a second state while leaving the polarization of all other ferroelectric materials in the array unchanged; and
applying a voltage less that the coercive voltage across the selected word line and the drain bit line in the opposite direction to not polarize said first ferroelectric region of the selected FET while leaving the polarization of all other ferroelectric materials in the array unchanged.
2 Assignments
0 Petitions
Accused Products
Abstract
A method of storing and accessing two data bits in a single ferroelectric FET includes selectively polarizing two distinct ferroelectric regions in the same gate dielectric layer separated by a non-ferroelectric dielectric region. A first ferroelectric region is sandwiched between the substrate and the gate terminal in the region of the source and is polarized in one of two states to form a first data bit within the FET. A second ferroelectric region is sandwiched between the substrate and the gate terminal in the region of the drain and is polarized in one of two states to form a second data bit within the FET. Detection of the first data bit is accomplished by selectively applying a read bias to the FET terminals, a first current resulting when a first state is stored and a second current resulting when a second state is stored. The polarization of the second data bit is accomplished by reversing the source and drain voltages.
-
Citations
20 Claims
-
1. A non-volatile memory storage method comprising:
-
providing an array of field effect transistors (FETs), wherein each FET in the array has a gate, drain, source, and substrate terminals, a first ferroelectric region between the gate and the source, and a second ferroelectric region between the gate and the drain, wherein the array is arranged in rows and columns, the gates of the FETs in a same row being coupled to a word line, the sources of FETs in a same column being coupled to a source bit line, and the drains of FETs in a same column being coupled to a drain bit line;
applying a voltage greater than the coercive voltage across a selected word line and a source bit line and the selected word line and the drain bit line of the same FET to polarize first and second ferroelectric regions associated with that FET to a first state while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage greater that the coercive voltage across the selected word line and the source bit line in the opposite direction to polarize said first ferroelectric region of the selected FET to a second state while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage less that the coercive voltage across the selected word line and the source bit line in the opposite direction to not polarize said first ferroelectric region of the selected FET while leaving the polarization of all other ferroelectric materials in the array unchanged;
applying a voltage greater that the coercive voltage across the selected word line and the drain bit line in the opposite direction to polarize said first ferroelectric region of the selected FET to a second state while leaving the polarization of all other ferroelectric materials in the array unchanged; and
applying a voltage less that the coercive voltage across the selected word line and the drain bit line in the opposite direction to not polarize said first ferroelectric region of the selected FET while leaving the polarization of all other ferroelectric materials in the array unchanged.
-
-
2. A non-volatile memory storage method comprising:
-
providing an array of field effect transistors (FETs), wherein each FET in the array has a gate, drain, source, and substrate terminals, a first ferroelectric gate region, and a second ferroelectric gate region, wherein the array is arranged in rows and columns, the gates of the FETs in a same row being coupled to a word line, the sources of FETs in a same column being coupled to a source bit line, and the drains of FETs in a same column being coupled to a drain bit line;
applying a predetermined voltage greater than the coercive voltage across a selected word line and a source bit line of the FET; and
applying the same predetermined voltage across the selected word line and a drain bit line of the FET to polarize first and second ferroelectric gate regions associated with the FET to a first state while leaving the polarization of all other ferroelectric materials in the array unchanged and without drawing current between the source bit line and the drain bit line. - View Dependent Claims (3)
-
-
4. A non-volatile memory storage method comprising:
-
providing a field effect transistor having a gate, drain, source, a first ferroelectric gate region, and a second ferroelectric gate region;
applying a predetermined voltage greater than the coercive voltage across the gate and source of the FET; and
applying the same predetermined voltage across the gate and drain of the FET to polarize the first and second ferroelectric gate regions to a first state without drawing current between the source and the drain. - View Dependent Claims (5)
-
- 6. A non-volatile memory comprising a field effect transistor having a gate, drain, source, a first ferroelectric gate region, and a second ferroelectric gate region wherein the first and second ferroelectric gate regions are selectively polarized to first and second states without drawing a current between the source and the drain.
Specification