Power transistor
First Claim
Patent Images
1. A power transistor having at least one trench transistor cell in a semiconductor body, comprising:
- a drain zone, a drift zone, a channel zone, and a source zone formed in each case successively and substantially horizontally in the semiconductor body;
the semiconductor body having a trench formed therein with a base and a defined body height opposite a pn junction between said drift zone and said channel zone;
a first dielectric layer cladding said trench substantially to said body height, and a gate oxide cladding said trench between said body zone and a semiconductor body surface; and
a field electrode extending in said trench substantially from said trench base to an upper edge of said first dielectric layer;
a gate electrode disposed substantially between said body height and the semiconductor body surface, said gate electrode having a lower edge with a profile at least partly different from horizontal; and
a second dielectric layer formed between said gate electrode and said field electrode.
1 Assignment
0 Petitions
Accused Products
Abstract
The power transistor has a trench cell in a semiconductor body. A lower edge of the gate electrode has a profile which is not horizontal, i.e., not planar with respect to the field electrode.
164 Citations
8 Claims
-
1. A power transistor having at least one trench transistor cell in a semiconductor body, comprising:
-
a drain zone, a drift zone, a channel zone, and a source zone formed in each case successively and substantially horizontally in the semiconductor body;
the semiconductor body having a trench formed therein with a base and a defined body height opposite a pn junction between said drift zone and said channel zone;
a first dielectric layer cladding said trench substantially to said body height, and a gate oxide cladding said trench between said body zone and a semiconductor body surface; and
a field electrode extending in said trench substantially from said trench base to an upper edge of said first dielectric layer;
a gate electrode disposed substantially between said body height and the semiconductor body surface, said gate electrode having a lower edge with a profile at least partly different from horizontal; and
a second dielectric layer formed between said gate electrode and said field electrode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification