Array substrate of liquid crystal display device and manufacturing method thereof
First Claim
1. An array substrate of an LCD device, comprising:
- a plurality of gate lines aligned on the substrate, a plurality of data lines crossing the gate lines to form a plurality of pixel regions;
a thin film transistor located at the intersection of a gate line and a data line; and
a pixel electrode located in each pixel region, wherein the array substrate further comprises a storage capacitor comprising;
a lower storage electrode across the data line and in parallel with the gate line on the same layer as the gate line; and
a semiconductor layer being formed by a diffraction pattern, said semiconductor layer interposed between the lower storage electrode and the pixel electrode.
2 Assignments
0 Petitions
Accused Products
Abstract
There is provided an array substrate of an LCD device including a plurality of gate lines aligned on the substrate, a plurality of data lines crossing the gate lines to form a plurality of pixel regions, a thin film transistor located at the intersection of the gate lines and the data lines, and a pixel electrode located in each pixel region, wherein the array substrate further includes a storage capacitor including a lower storage electrode being across the data line and being in parallel with the gate line on the same layer as the gate line, and a semiconductor layer, being formed by a diffraction pattern, interposed between the lower storage electrode and the pixel electrode.
12 Citations
12 Claims
-
1. An array substrate of an LCD device, comprising:
-
a plurality of gate lines aligned on the substrate, a plurality of data lines crossing the gate lines to form a plurality of pixel regions;
a thin film transistor located at the intersection of a gate line and a data line; and
a pixel electrode located in each pixel region, wherein the array substrate further comprises a storage capacitor comprising;
a lower storage electrode across the data line and in parallel with the gate line on the same layer as the gate line; and
a semiconductor layer being formed by a diffraction pattern, said semiconductor layer interposed between the lower storage electrode and the pixel electrode. - View Dependent Claims (2, 3, 4)
-
-
5. A method of manufacturing an array substrate of an LCD device, comprising:
-
forming a gate line, a gate electrode, and a lower storage electrode on the substrate with a first mask;
sequentially forming an insulating layer, a semiconductor layer, an impure semiconductor layer, and a metal layer on the gate line, the gate electrode, and the lower storage electrode;
etching the metal layer and the impure semiconductor layer with a second mask to form a data line and a source/drain electrode, thereby exposing the semiconductor layer on the lower storage electrode;
forming a protection layer on the data line, the source/drain electrode, and the exposed semiconductor layer;
etching the protection layer with a third mask to form a contact hole and a through hole above a part of the drain electrode and the exposed semiconductor layer, and depositing a transparent electrode thereon; and
patterning the transparent electrode with a fourth mask so as to electrically connect the transparent electrode to the drain electrode through the contact hole, and forming a pixel electrode as an upper storage electrode corresponding to the lower storage electrode. - View Dependent Claims (6, 7, 8)
-
-
9. An array substrate of an LCD device, comprising:
-
a gate line, a gate electrode, a lower storage electrode, and an upper storage electrode on the substrate;
an insulating layer, a semiconductor layer exposed on said lower storage electrode, an impure semiconductor layer as a source/drain electrode, and a metal layer as a data line on the gate line, the gate electrode, and the lower storage electrode;
a protection layer on the data line, the source/drain electrode, and the exposed semiconductor layer;
the protection layer having a contact hole and a through hole above a part of the drain electrode and the exposed semiconductor layer; and
a transparent electrode on said protection layer, wherein said gate line and data line cross to form a pixel region; and
wherein the transparent electrode is connected to the drain electrode through the contact hole. - View Dependent Claims (10, 11, 12)
-
Specification