×

Reset circuit and FeRAM using the same

  • US 20040095171A1
  • Filed: 06/30/2003
  • Published: 05/20/2004
  • Est. Priority Date: 11/14/2002
  • Status: Active Grant
First Claim
Patent Images

1. A reset signal generating circuit comprising:

  • a power detector for maintaining the level of an applied voltage for a predetermined period;

    a threshold voltage controller for outputting a voltage by regulating the level of a power voltage for generating a reset signal depending on variations of the power voltage and a bias voltage;

    a feedback controller for pulling down an output voltage of the power detector when the power voltage reaches a predetermined level depending on an output voltage of the threshold voltage controller;

    a pull-up controller for pulling up an output voltage of the power detector and outputting an output voltage variation of the power detector as the reset signal; and

    a self-bias unit for outputting the bias voltage and regulating the amount of a current supplied from the threshold voltage controller to the feedback controller depending on variations of the power voltage.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×