Reset circuit and FeRAM using the same
First Claim
1. A reset signal generating circuit comprising:
- a power detector for maintaining the level of an applied voltage for a predetermined period;
a threshold voltage controller for outputting a voltage by regulating the level of a power voltage for generating a reset signal depending on variations of the power voltage and a bias voltage;
a feedback controller for pulling down an output voltage of the power detector when the power voltage reaches a predetermined level depending on an output voltage of the threshold voltage controller;
a pull-up controller for pulling up an output voltage of the power detector and outputting an output voltage variation of the power detector as the reset signal; and
a self-bias unit for outputting the bias voltage and regulating the amount of a current supplied from the threshold voltage controller to the feedback controller depending on variations of the power voltage.
1 Assignment
0 Petitions
Accused Products
Abstract
A reset signal generating circuit and a nonvolatile ferroelectric memory device using the same are disclosed. The reset signal generating circuit comprises: a power detector for maintaining the size of an applied voltage for a predetermined period; a threshold voltage controller for outputting a voltage by regulating the level of a power voltage for generating a reset signal depending on variations of the power voltage and a bias voltage; a feedback controller for pulling down an output voltage of the power detector when the power voltage reaches a predetermined level depending on an output voltage of the threshold voltage controller; a pull-up controller for pulling up an output voltage of the power detector and outputting an output voltage variation of the power detector as the reset signal; and a self-bias unit for outputting the bias voltage and regulating the amount of a current supplied from the threshold voltage controller to the feedback controller depending on variations of the power voltage. As a result, a reset signal is stably generated only when the power voltage is beyond a predetermined level regardless of a power-up slope.
-
Citations
19 Claims
-
1. A reset signal generating circuit comprising:
-
a power detector for maintaining the level of an applied voltage for a predetermined period;
a threshold voltage controller for outputting a voltage by regulating the level of a power voltage for generating a reset signal depending on variations of the power voltage and a bias voltage;
a feedback controller for pulling down an output voltage of the power detector when the power voltage reaches a predetermined level depending on an output voltage of the threshold voltage controller;
a pull-up controller for pulling up an output voltage of the power detector and outputting an output voltage variation of the power detector as the reset signal; and
a self-bias unit for outputting the bias voltage and regulating the amount of a current supplied from the threshold voltage controller to the feedback controller depending on variations of the power voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A nonvolatile ferroelectric memory device, comprising:
-
a reset generator for outputting a reset signal only when the power voltage is beyond a predetermined level regardless of a power-up slope;
a reset transition detector for detecting a transition point of the reset signal and outputting a reset signal transition detecting signal;
an address latch for latching an address inputted through an address pad in response to a chip enable signal and an address transition control signal;
an address transition detector for detecting a transition point of an address outputted from the address latch and outputting an address transition detecting signal;
a chip enable transition detector for detecting transition points of the chip enable signal and the reset signal transition detecting signal and outputting a chip enable transition detecting signal; and
a synthesizer for synthesizing the address transition detecting signal and the chip enable signal transition detecting signal and outputting the synthesized signal. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification