Semiconductor device including power MOSFET and peripheral device
First Claim
7. A semiconductor device comprising:
- a semiconductor substrate of a first conductivity type;
a semiconductor layer of a second conductivity type disposed on a surface of the semiconductor substrate and having a main surface at an opposite side of the semiconductor substrate;
a power MOSFET formed in a first trench that extends from the main surface of the semiconductor layer, penetrates the semiconductor layer, and reaches the semiconductor substrate, the power MOSFET comprising;
a drift region of the first conductivity type disposed in the first trench and having an impurity concentration lower than that of the semiconductor substrate;
a base region of the second conductivity type formed in the drift region and extending from the main surface in a perpendicular direction with respect to the main surface;
a source region of the first conductivity type formed in the base region and extending from the main surface in the perpendicular direction;
a gate insulating film disposed on a surface of a second trench that extends from the main surface in the perpendicular direction and penetrates the source region and the base region; and
a gate electrode disposed on the gate insulating film and filling the second trench; and
a peripheral device provided in the semiconductor layer at a region different from a region where the power MOSFET is provided.
0 Assignments
0 Petitions
Accused Products
Abstract
First and second trenches are formed on an n+ type substrate at a power MOSFET formation region and a peripheral device formation region, respectively. An n− type epitaxial film, a p type epitaxial film, and an n+ type epitaxial film are deposited on the substrate and in the trenches, and then flattening is performed. As a result, an n− type region is provided in the second trench of the peripheral device formation region. Then, a p type well layer is formed in the n− type region by ion-implantation. Accordingly, a power MOSFET and a peripheral device can been formed at the power MOSFET formation region and the peripheral device formation region easily.
-
Citations
43 Claims
-
7. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type;
a semiconductor layer of a second conductivity type disposed on a surface of the semiconductor substrate and having a main surface at an opposite side of the semiconductor substrate;
a power MOSFET formed in a first trench that extends from the main surface of the semiconductor layer, penetrates the semiconductor layer, and reaches the semiconductor substrate, the power MOSFET comprising;
a drift region of the first conductivity type disposed in the first trench and having an impurity concentration lower than that of the semiconductor substrate;
a base region of the second conductivity type formed in the drift region and extending from the main surface in a perpendicular direction with respect to the main surface;
a source region of the first conductivity type formed in the base region and extending from the main surface in the perpendicular direction;
a gate insulating film disposed on a surface of a second trench that extends from the main surface in the perpendicular direction and penetrates the source region and the base region; and
a gate electrode disposed on the gate insulating film and filling the second trench; and
a peripheral device provided in the semiconductor layer at a region different from a region where the power MOSFET is provided. - View Dependent Claims (8)
-
-
9. A method for manufacturing a semiconductor device, comprising:
-
preparing a semiconductor substrate of a first conductivity type having a main surface that has a power MOSFET formation region for forming a power MOSFET and a peripheral device formation region for forming a peripheral device;
forming a first trench at the power MOSFET formation region on the semiconductor substrate;
forming a second trench at the peripheral device formation region on the semiconductor substrate;
forming a first semiconductor film of the first conductivity type on the main surface and on sidewalls of the first and second trenches, the first semiconductor film having an impurity concentration lower than that of the semiconductor substrate;
forming a second semiconductor film of a second conductivity type on the first semiconductor film;
forming a third semiconductor film of the first conductivity type on the second semiconductor film, the third semiconductor film having an impurity concentration higher than that of the first semiconductor film; and
flattening a surface of the first to third semiconductor films forming a three-layered structure, wherein;
the first trench is sized so that all of the first to third semiconductor films are disposed in the first trench to form the power MOSFET in which the first semiconductor film constitutes a drift region, the second semiconductor film constitutes a base region, and the third semiconductor film constitutes a source region; and
the second trench is sized so that at least the first semiconductor film is disposed in the second trench. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A method for manufacturing a semiconductor device, comprising:
-
preparing a semiconductor substrate of a first conductivity type having thereon a semiconductor layer of a second conductivity type;
forming a trench from a surface of the semiconductor layer in a perpendicular direction with respect to the surface so that the trench reaches the semiconductor substrate;
forming a first semiconductor film of the first conductivity type on the surface of the semiconductor layer and on a sidewall of the trench, the first semiconductor film having an impurity concentration lower than that of the semiconductor substrate;
forming a second semiconductor film of the second conductivity type on the first semiconductor film;
forming a third semiconductor film of the first conductivity type on the second semiconductor film, the third semiconductor film having an impurity concentration higher than that of the first semiconductor film; and
flattening a surface of the first to third semiconductor films forming a three-layered structure, wherein;
the trench is sized so that all of the first to third semiconductor films are disposed in the trench to form a power MOSFET in which the first semiconductor film constitutes a drift region, the second semiconductor film constitutes a base region, and the third semiconductor film constitutes a source region; and
a peripheral device is formed in the semiconductor layer except a region where the power MOSFET is provided. - View Dependent Claims (17, 18, 19, 20)
-
-
21. A semiconductor device comprising:
-
a first conductivity type semiconductor substrate;
a power MOSFET formed in the semiconductor substrate at a power MOSFET formation region, the power MOSFET including a drain that is composed of the semiconductor substrate;
a peripheral device formed in the semiconductor substrate at a peripheral device formation region; and
a semiconductor region surrounding the peripheral device to separate the peripheral device from the semiconductor substrate, and having an impurity concentration lower than that of the semiconductor substrate. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28)
-
-
29. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type, having a main surface and a back surface;
a power MOSFET formed in the semiconductor substrate; and
a peripheral device formed in the semiconductor substrate, wherein the power MOSFET comprises;
a drift region of the first conductivity type extending in the semiconductor substrate from the main surface in a perpendicular direction with respect to the main surface;
a base region of a second conductivity type extending in the drift region from the main surface in the perpendicular direction;
a source region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction, and penetrating the base region from the source region to the drift region;
a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench, and wherein the peripheral device is a first conductivity type channel MOSFET, and comprises;
a well layer of the first conductivity type extending in the semiconductor substrate from the main surface in the perpendicular direction;
a base region of the second conductivity type extending in the well layer from the main surface in the perpendicular direction;
a semiconductor region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction and dividing the semiconductor region into a source region and a drain region;
a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench. - View Dependent Claims (30, 31, 32, 33, 34, 35, 36)
-
-
37. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type, having a main surface and a back surface;
a power MOSFET formed in the semiconductor substrate; and
a peripheral device formed in the semiconductor substrate, wherein the power MOSFET comprises;
a drift region of the first conductivity type extending in the semiconductor substrate from the main surface in a perpendicular direction with respect to the main surface;
a base region of a second conductivity type extending in the drift region from the main surface in the perpendicular direction;
a source region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction, and penetrating the base region from the source region to the drift region;
a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench, and wherein the peripheral device is a second conductivity type channel MOSFET, and comprises;
a well layer of the first conductivity type extending in the semiconductor substrate from the main surface in the perpendicular direction, and having an impurity concentration lower than that of the semiconductor substrate;
a trench extending in the well layer from the main surface in the perpendicular direction;
a gate insulating film provided on an inner wall of the trench;
a gate electrode provided on a surface of the gate insulating film and filling the trench;
a source region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at a side of the trench; and
a drain region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at the side of the trench, the drain region being separated from the source region. - View Dependent Claims (38, 39, 40, 41)
-
-
42. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type and having a main surface with a first area where a power MOSFET is provided and a second area where a peripheral device is provided;
first and second semiconductor regions of the first conductivity type, respectively provided in the semiconductor substrate at the first area and the second area and having impurity concentrations approximately equal to each other and lower than that of the semiconductor substrate;
first and second trenches respectively extending in the first and second semiconductor regions and having depths approximately equal to each other;
first and second insulating films respectively provided on inner walls of the first and second trenches; and
first and second conductive members respectively filling the first and second trenches with the first and second insulating films interposed therebetween, wherein;
the power MOSFET is composed of the first semiconductor region as a drift region, a base region of a second conductivity type extending in the drift region, a source region of the first conductivity type extending in the base region, the first insulating film as a gate insulating film, and the first conductive member as a gate electrode that extends to face the drift region, the base region, and the source region via the gate insulating layer; and
the peripheral device is a MOSFET composed of the second semiconductor region as a well layer, the second insulating film as a gate insulating film, the second conductive member as a gate electrode, source and drain regions provided in the well layer separately from each other, the source and drain regions facing the gate electrode with the gate electrode interposed therebetween. - View Dependent Claims (1, 2, 3, 4, 5, 6, 43)
-
-
43-1. The semiconductor device according to claim 42, wherein:
-
the peripheral device is a second conductivity type channel MOSFET; and
the source and drain regions of the peripheral device are of the second conductivity type.
-
Specification