Trusted system clock

• US 20040128549A1
• Filed: 12/31/2002
• Published: 07/01/2004
• Est. Priority Date: 12/31/2002
• Status: Active Grant

• Current Assignee: Intel Corporation
• Original Assignee: Intel Corporation
• Inventors: Poisner, David I.
• Granted Patent: US 7,076,802 B2
• Time in Patent Office: Days
• US Class Current: 713/201
• CPC Class Codes: G06F 1/14 Time supervision arrangements, e.g. real time clock
• CPC Class Codes: G06F 21/71 to assure secure computing or processing of information

Abstract

Methods, apparatus and computer readable medium are described that attempt increase trust in a system time provided by a system clock. In some embodiments, a detector detects activities that may be associated with attacks against the system clock. Based upon whether the detector detects a possible attack against the system clock, the computing device may determine whether or not to trust the system time provided by the system clock.

Claims

1. For use with a system clock that keeps a system time, a method comprising

detecting a possible attack against the system clock, and

updating a status store to indicate a possible attack against the system clock.

2. The method of claim 1 further comprising detecting a possible attack against the system clock in response to determining that the system clock is being updated at an inappropriate rate.

3. The method claim 1 further comprising

updating the system time in response to system timer interrupts, and

detecting a possible attack against the system clock in response to detecting an attempt to change a rate at which the system timer interrupts are generated.

4. The method of claim 1 further comprising

updating the system time in response to system timer interrupts, and

detecting a possible attack against the system clock in response to detecting one or more accesses to an interface of the system timer that may alter a rate at which the system timer issues the system timer interrupts.

5. The method of claim 1 further comprising

updating the system time in response to system timer interrupts issued by a system timer, and

detecting a possible attack against the real time clock in response to detecting a frequency of an oscillator associated with the system timer has a predetermined relationship to a predetermined range.

6. The method of claim 1 further comprising

activating a bit of the status store in response to detecting a possible attack against the system clock, and

preventing untrusted software from deactivating the bit of the status store.

7. The method of claim 1 further comprising

updating a count of a counter of the status store in response to detecting a possible attack against the system clock, and

preventing untrusted software from altering the count of the counter.

8. The method of claim 1 further comprising

updating the system time in response to system timer interrupts issued by a system timer, and

determining that a possible attack has not occurred in response to determining that an adjustment to a rate at which the system timer issues the system timer interrupts has a predetermined relationship to a predetermined range.

9. The method of claim 1 further comprising

updating the system time in response to system timer interrupts issued by a system timer, and

determining that a possible attack has occurred in response to determining that more than a predetermined number of adjustments have been made to a rate at which the system timer issues the system timer interrupts.

10. A chipset comprising

a status store to indicate whether a possible attack against a system clock was detected, and

a detector to detect a possible attack against the system clock and to update the status store based upon whether a possible attack against system clock was detected.

11. The chipset of claim 10 further comprising a system timer to generate an interrupt, wherein the detector detects a possible attack against the system clock in response to determining that the system clock is being updated at an inappropriate rate.

12. The chipset of claim 10 further comprising an update store to indicate whether an update to the system clock is pending, wherein the detector detects a possible attack against the system clock based the update store.

13. The chipset of claim 12 wherein the update store is located in a security enhanced space that prevents untrusted code from updating the update store.

14. The chipset of claim 10 wherein

the status store comprises a bit that untrusted code is prevented from deactivating and trusted code of a security enhanced environment is permitted to deactivate, and

the detector activates the bit of the status store in response to detecting a possible attack against the system clock.

15. The chipset of claim 10 wherein

the status store comprises a counter that untrusted code is prevented from updating and that trusted code of a security enhanced environment is permitted to deactivate, and

the detector updates a count of the counter in response to detecting a possible attack against the system clock.

16. The chipset of claim 10 further comprising a system timer lock that in response to being activated prevents a rate at which the system timer generates the system timer events from being altered.

17. The chipset of claim 16 wherein the system time lock is located in a security enhanced space that prevents untrusted code from altering state of the system timer lock.

18. A computing device comprising

memory to store a interrupt service routine for system timer interrupts,

a system timer to generate system timer interrupts that invoke execution of the interrupt service routine,

a processor to update a system time of a system clock in response executing the interrupt service routine, and

a detector to detect a possible attack against the system clock.

19. The computing device of claim 18 further comprising a status store to indicate whether a possible attack against the system clock was detected, wherein

the detector updates the status store to indicate a possible attack against the system clock.

20. The computing device of claim 18 further comprising a bit to indicate whether a possible attack against the system clock was detected, wherein

the detector activates the bit to indicate a possible attack against the system clock.

21. The computing device of claim 20 wherein the bit is located in a security enhanced space that prevents untrusted code from altering contents of the bit.

22. The computing device of claim 18 further comprising an external oscillator to provide the system timer with an oscillating signal, wherein

the system timer generates the system timer events at a first rate that is based upon a frequency of the oscillating signal, and

the detector detects a possible attack against the system clock in response to determining that the frequency of the oscillating signal has a predetermined relationship to a predetermined range.

23. The computing device of claim 18 further comprising a system timer lock that in response to being activated prevents a rate at which the system timer generates the system timer events from being altered.

24. The computing device of claim 23 wherein the system time lock is located in a security enhanced space that prevents untrusted code from altering state of the system timer lock.

25. The computing device of claim 18 wherein the interrupt service routine comprises a system clock nub invokes updates of one or more system time clocks.

26. A machine-readable medium comprising a plurality of instructions that in response to being executed result in a computing device

determining that an attack against a system clock of the computing device has been detected, and

responding to the attack against the system clock.

27. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device responding to the attack by requesting an interested party to confirm that a system time of the system clock is correct.

28. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device responding to the attack by preventing access to time-sensitive data.

29. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device responding to the attack by preventing time-sensitive operations.

30. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device determining that an attack has been detected based upon whether a bit of a status store has been activated.

31. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device determining that an attack has been detected based upon whether a counter of a status store has an expected count value.

32. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device determining that an attack has been detected based upon a status store and a trust policy.

33. The machine-readable medium of claim 26 wherein the plurality of instructions further result in the computing device determining that an attack has been detected in response to determining that more than a predetermined number of adjustments have been made to a rate of a system timer used to drive the system clock.

34. An apparatus comprising

an update store to indicate whether an update to a system clock is pending, and

detection logic to detect a possible attack against the system clock based upon the update store and one or more system timer interrupts used to invoke an update of the system clock.

35. The apparatus of claim 34 wherein the detection logic determines that a possible attack against the system clock has occurred if a system timer interrupt is received while the update store indicates an update to the system clock is pending.

36. The apparatus of claim 34 wherein

the update store comprises a bit that may be activated to indicate an update is pending and that may be deactivated to indicate that no update is pending, and

the detection logic determines that a possible attack against the system clock has occurred if a system timer interrupt is received while the bit of the update store is active.

37. The apparatus of claim 36 wherein the update store is located in a security enhanced space that prevents untrusted code from altering contents of the update store and that permits trusted code to alter contents of the update store.

38. The apparatus of claim 34 wherein

the update store comprises a count value indicative of a number of updates that are pending, and

the detection logic determines that a possible attack against the system clock has occurred if the count value has predetermined relationship to a predetermined value.

39. The apparatus of claim 38 wherein the update store is located in a security enhanced space that prevents untrusted code from altering contents of the update store and that permits trusted code to alter contents of the update store.