Apparatus and method for trace stream identification of multiple target processor events
First Claim
Patent Images
1. For the testing of the operation of processing unit, a system for identifying the occurrence of a plurality of events in a processor unit, the system comprising:
- timing trace apparatus responsive to signals from the processor unit, the timing trace apparatus generating a timing trace stream;
program counter trace apparatus responsive to signals from the processing unit, the program counter trace apparatus generating a program counter trace stream; and
synchronization apparatus applying periodic signals to the timing trace apparatus and to the program counter trace apparatus, the periodic signals;
wherein the program counter trace apparatus is responsive to plurality of simultaneous event signals, the program counter trace apparatus generating multiple-event sync marker signal group identifying the occurrence of the plurality of simultaneous events and relating the event signals to the timing trace stream and the program execution.
1 Assignment
0 Petitions
Accused Products
Abstract
When a plurality of simultaneous, preselected target processor events are detected, a multiple-event sync marker is generated that identifies the preselected events and relates the occurrence of these events to timing trace stream. The sync marker for the plurality of preselected events differs from a single event sync marker by including at least one additional packet. The additional packet includes logic signals stored at locations related to each identified event.
-
Citations
10 Claims
-
1. For the testing of the operation of processing unit, a system for identifying the occurrence of a plurality of events in a processor unit, the system comprising:
-
timing trace apparatus responsive to signals from the processor unit, the timing trace apparatus generating a timing trace stream;
program counter trace apparatus responsive to signals from the processing unit, the program counter trace apparatus generating a program counter trace stream; and
synchronization apparatus applying periodic signals to the timing trace apparatus and to the program counter trace apparatus, the periodic signals;
wherein the program counter trace apparatus is responsive to plurality of simultaneous event signals, the program counter trace apparatus generating multiple-event sync marker signal group identifying the occurrence of the plurality of simultaneous events and relating the event signals to the timing trace stream and the program execution. - View Dependent Claims (2, 3)
-
-
4. The method for communicating an occurrence of a reset signal from a target processor unit to a host processing unit, the method comprising:
-
generating a timing trace stream, a program counter trace stream, and data trace stream, and in the program counter trace stream, including a marker signal group indicating a simultaneous occurrence of a plurality of event signals and relating the occurrence to the data trace stream, to the timing trace stream, and to the program execution. - View Dependent Claims (5)
-
-
6. In a processing unit test environment wherein a target processor transmits a plurality of trace streams to a host processing unit, a marker signal group included in a trace signal stream, the marker signal group comprising:
-
indicia of the simultaneous occurrence of a plurality of event signals;
indicia of the relationship of the occurrence of the reset signal to the target processor clock; and
indicia of the relationship of the occurrence of the event signals to the target processor program execution.
-
-
7. In a target processing unit generating trace test signals for transfer to a host processing unit, program counter trace generation apparatus comprising:
-
a storage unit;
a decoder unit responsive to a rest signal for storing a signal group identifying a first event signal in the storage unit in a first location in the storage unit, the decoder unit generating a control signal, the decoder unit generating a second control signal when multiple simultaneous events are identified;
a gate unit responsive to the control signal, the gate unit transmitting processor signals applied thereto to the storage unit for storage at defined locations, the signals stored in the storage unit forming a portion of a multiple-event sync marker;
a multiple-event gate unit responsive to the second control signal for storing indicia of additional event signals in the storage unit; and
a FIFO unit coupled to the storage unit, the FIFO unit receiving the multiple-event sync marker when the multiple-event sync marker has been assembled, the FIFO unit transferring the multiple-event sync marker to the host processing unit. - View Dependent Claims (8, 9, 10)
-
Specification