Pipeline accelerator for improved computing architecture and related system and method
First Claim
1. A pipeline accelerator, comprising:
- a memory; and
a hardwired-pipeline circuit coupled to the memory and operable to, receive data, load the data into the memory, retrieve the data from the memory, process the retrieved data, and provide the processed data to an external source.
1 Assignment
0 Petitions
Accused Products
Abstract
A pipeline accelerator includes a memory and a hardwired-pipeline circuit coupled to the memory. The hardwired-pipeline circuit is operable to receive data, load the data into the memory, retrieve the data from the memory, process the retrieved data, and provide the processed data to an external source. In addition or in the alternative, the hardwired-pipeline circuit is operable to receive data, process the received data, load the processed data into the memory, retrieve the processed data from the memory, and provide the retrieved processed data to an external source. Where the pipeline accelerator is coupled to a processor as part of a peer-vector machine, the memory facilitates the transfer of data—whether unidirectional or bidirectional—between the hardwired-pipeline circuit(s) and an application that the processor executes.
224 Citations
65 Claims
-
1. A pipeline accelerator, comprising:
-
a memory; and
a hardwired-pipeline circuit coupled to the memory and operable to, receive data, load the data into the memory, retrieve the data from the memory, process the retrieved data, and provide the processed data to an external source. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A computing machine, comprising:
-
a processor; and
a pipeline accelerator coupled to the processor and comprising, a memory, and a hardwired-pipeline circuit coupled to the memory and operable to, receive data from the processor, load the data into the memory, retrieve the data from the memory, process the retrieved data, and provide the processed data to the processor.
-
-
7. A pipeline accelerator, comprising:
-
a memory; and
a hardwired-pipeline circuit coupled to the memory and operable to, receive data, process the received data, load the processed data into the memory, retrieve the processed data from the memory, and provide the retrieved processed data to an external source.
-
-
8. A computing machine, comprising:
-
a processor; and
a pipeline accelerator coupled to the processor and comprising, a memory, and a hardwired-pipeline circuit coupled to the memory and operable to, receive data from the processor, process the received data, load the processed data into the memory, retrieve the processed data from the memory, and provide the retrieved processed data to the processor.
-
-
9. A pipeline accelerator, comprising:
-
first and second memories; and
a hardwired-pipeline circuit coupled to the first and second memories and comprising, an input-data handler operable to receive raw data from an external source and to load the raw data into the first memory, a hardwired pipeline operable to process the raw data, a pipeline interface operable to retrieve the raw data from the first memory, provide the retrieved raw data to the hardwired pipeline, and load processed data from the hardwired pipeline into the second memory, and an output-data handler operable to retrieve the processed data from the second memory and to provide the processed data to the external source. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A pipeline accelerator, comprising:
-
a hardwired pipeline operable to process data; and
an input-data handler coupled to the hardwired pipeline and operable to, receive the data, determine whether the data is directed to the hardwired pipeline, and provide the data to the hardwired pipeline if the data is directed to the hardwired pipeline. - View Dependent Claims (18, 19, 20)
-
-
21. A computing machine, comprising:
-
a processor; and
a pipeline accelerator coupled to the processor and comprising, a hardwired pipeline operable to process data, and an input-data handler coupled to the hardwired pipeline and operable to, receive the data from the processor, determine whether the data is directed to the hardwired pipeline, and provide the data to the hardwired pipeline if the data is directed to the hardwired pipeline.
-
-
22. A pipeline accelerator, comprising:
-
a hardwired pipeline operable to generate data; and
an output-data handler coupled to the hardwired pipeline and operable to, receive the data, determine a destination of the data, and provide the data to the destination. - View Dependent Claims (23)
-
-
24. A computing machine, comprising:
-
a processor operable to execute threads of an application; and
a pipeline accelerator coupled to the processor and comprising;
a hardwired pipeline operable to generate data, and an output-data handler coupled to the hardwired pipeline and operable to, receive the data, identify a thread of the application that subscribes to the data, and provide the data to the subscribing thread.
-
-
25. A pipeline accelerator, comprising:
-
a hardwired pipeline operable to process data values; and
a sequence manager coupled to and operable to control the operation of the hardwired pipeline. - View Dependent Claims (26, 27, 28, 29)
-
-
30. A computing machine, comprising:
-
a processor operable to generate data and an event; and
a pipeline accelerator coupled to the processor and comprising, a hardwired pipeline operable to receive the data from the processor and process the received data; and
a sequence manager coupled to the hardwired pipeline and operable to receive the event from the processor and to control the operation of the hardwired pipeline in response to the event.
-
-
31. A pipeline accelerator, comprising:
-
a hardwired-pipeline circuit having an operating configuration and operable to process data; and
a configuration manager coupled to the hardwired-pipeline circuit and operable to set the operating configuration. - View Dependent Claims (32, 33)
-
-
34. A computing machine, comprising:
-
a processor operable to generate data and a configuration value; and
pipeline accelerator coupled to the processor and comprising, a hardwired-pipeline circuit having an operating configuration and operable to process the data, and a configuration manager coupled to the hardwired-pipeline circuit and operable to set the operating configuration in response to the configuration value.
-
-
35. A pipeline accelerator, comprising:
-
a hardwired-pipeline circuit having an operating status and operable to process data; and
an exception manager coupled to the hardwired-pipeline circuit and operable to identify an exception in the operation status of the hardwired-pipeline circuit in response to the operating status. - View Dependent Claims (36, 37, 38)
-
-
39. A computing machine, comprising:
-
a processor operable to generate data; and
a pipeline accelerator, comprising, a hardwired-pipeline circuit having an operating status and operable to process data and to generate a status value that represents the operating status, and an exception manager coupled to the hardwired-pipeline circuit and operable to identify an exception in the operating status of the hardwired-pipeline circuit in response to the status value and to notify the processor of the exception.
-
-
40. A computing machine, comprising:
-
a pipeline accelerator, comprising, a hardwired-pipeline circuit having an operating status and operable to process data, and an exception manager coupled to the hardwired-pipeline circuit and operable to generate a status value that represents the operating status; and
a processor coupled to the pipeline accelerator and operable to generate the data, to receive the status value, and to determine whether the hardwired-pipeline circuit is malfunctioning by analyzing the status value.
-
-
41. A method, comprising:
-
loading data into a memory, retrieving the data from the memory;
processing the retrieved data with a hardwired-pipeline circuit; and
providing the processed data to an external source. - View Dependent Claims (42)
-
-
43. A method, comprising:
-
processing data with a hardwired-pipeline circuit;
loading the processed data into a memory;
retrieving the processed data from the memory; and
providing the retrieved processed data to an external source.
-
-
44. A method, comprising:
-
loading raw data from an external source into a first memory;
retrieving the raw data from the first memory;
processing the retrieved data with a hardwired pipeline;
loading the processed data from the hardwired pipeline into a second memory; and
providing the processed data from the second memory to the external source. - View Dependent Claims (45, 46, 47, 48, 49, 50)
-
-
51. A method, comprising:
-
receiving data;
determining whether the data is directed to a hardwired pipeline; and
providing the data to the hardwired pipeline if the data is directed to the hardwired pipeline. - View Dependent Claims (52)
-
-
53. A method, comprising:
-
generating data with a hardwired pipeline;
determining a destination of the data; and
providing the data to the destination. - View Dependent Claims (54)
-
-
55. A method, comprising:
-
processing data values with a hardwired pipeline; and
sequencing the operation of the hardwired pipeline. - View Dependent Claims (56, 57, 58)
-
-
59. A method, comprising:
-
loading a configuration value into a register; and
setting an operating configuration of a hardwired pipeline with the configuration value.
-
-
60. A method, comprising:
-
processing data with a hardwired pipeline; and
identifying an error in the processed data by analyzing an operating status of the hardwired pipeline.
-
-
61. A method for designing a hardwired-pipeline circuit, comprising:
-
retrieving from a library a first data representation of a communication interface;
generating a second data representation of a hardwired pipeline that is to be coupled to the communication interface; and
combining the first and second data representations to generate hard-configuration data for the hardwired-pipeline circuit. - View Dependent Claims (62, 63, 64, 65)
-
Specification