Three-dimensional-memory-based self-test integrated circuits and methods
First Claim
Patent Images
1. An integrated circuit (IC) supporting non-electrically-programmable three-dimensional memory (NEP-3DM)-based self-test (NEP-3DMST), comprising a substrate circuit, said substrate circuit further comprising a circuit-under-test (CUT) and a peripheral circuit;
- and, at least an NEP-3DM level stacked on said substrate circuit, at least a portion of said NEP-3DM level storing at least a portion of test data and/or test-data seeds for said CUT and being connected with said peripheral circuit through a plurality of inter-level connecting vias.
0 Assignments
0 Petitions
Accused Products
Abstract
The three-dimensional memory (3D-M) can be used to carry the test data and/or test-data seeds for the circuit-under-test (CUT). When integrated with the CUT, 3D-M has minimum impact to the layout of the CUT. The CUT with integrated 3D-M supports IC self-test. Moreover, with a large bandwidth with the CUT, 3DM-based IC self-test enables at-speed test.
228 Citations
20 Claims
-
1. An integrated circuit (IC) supporting non-electrically-programmable three-dimensional memory (NEP-3DM)-based self-test (NEP-3DMST), comprising
a substrate circuit, said substrate circuit further comprising a circuit-under-test (CUT) and a peripheral circuit; - and,
at least an NEP-3DM level stacked on said substrate circuit, at least a portion of said NEP-3DM level storing at least a portion of test data and/or test-data seeds for said CUT and being connected with said peripheral circuit through a plurality of inter-level connecting vias. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
- and,
-
13. A process of testing an circuit-under-test (CUT) having a non-electrically-programmable three-dimensional memory (NEP-3DM) stacked thereon, comprising the steps of:
-
(A) reading input test vectors and expected test vectors from said NEP-3DM;
(B) sending said input test vectors to said CUT and getting output test vectors;
(C) comparing said output test vectors with said expected test vectors. - View Dependent Claims (14, 15, 16, 17)
-
- 18. A printed-circuit-board-under-test (PCB-UT), comprising at least a first integrated circuit (IC) chip, said first IC chip further comprising a non-electrically-programmable three-dimensional memory (NEP-3DM), said NEP-3DM storing at least of a portion of test data and/or test-data seeds for at least a portion of said PCB-UT.
Specification