Wide dynamic range and high speed voltage mode sensing for a multilevel digital non-volatile memory
First Claim
Patent Images
1. A data storage system comprising:
- a plurality of memory subarrays, each subarray comprising a plurality of memory cells and a plurality of subarray bitlines, each memory cell being configurable to store one of a plurality of signal levels and being coupled to one of said subarray bitlines;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding one of said plurality of memory subarrays and being selectively coupled to said subarray bitlines and said memory subarray;
a plurality of global bitlines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines.
13 Assignments
0 Petitions
Accused Products
Abstract
A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.
-
Citations
126 Claims
-
1. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells and a plurality of subarray bitlines, each memory cell being configurable to store one of a plurality of signal levels and being coupled to one of said subarray bitlines;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding one of said plurality of memory subarrays and being selectively coupled to said subarray bitlines and said memory subarray;
a plurality of global bitlines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. An integrated circuit data storage system comprising:
-
a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a plurality of local bitlines, each memory cell being coupled to one of said subarray bitlines;
a plurality of global bitlines;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding group of ones of said plurality of memory cells and being selectively coupled to said local bitlines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines;
a decoding circuit coupled to the plurality of memory cells and configured to generate a first and a second control signal based on a set of input data bits; and
a supply source operatively coupled to selected ones of the plurality of memory cells based on the first control signal from the decoding circuit, the supply source configured to provide programming signals based on the second control signal, and wherein the selected memory cells are programmed in accordance with the programming signals from the supply source. - View Dependent Claims (23, 24, 25, 26, 27)
-
-
28. An integrated circuit memory device having a semiconductor substrate, said memory device comprising:
-
a plurality of memory cells at a surface of said semiconductor substrate;
a decoding circuit configured to generate a set of control signals based on an address;
a plurality of bit lines, each bit line interconnecting a subset of the plurality of memory cells formed in a memory array, each bit formed as a main metal bit line and a plurality of segmented metal bit lines, the main metal bit line traversing a length of the memory array, the segmented metal bit lines each traversing a portion of the length of the memory array, selectively connected to the main bit line responsive to the control signals from the decoding circuit and connected to semiconductor substrate regions of the memory cells alone the portion of the length of the memory array, the segmented metal bit lines passing over the semiconductor substrate and the main bit line passing over the segmented metal bit lines so that capacitance of each bit line is reduced;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding one of subsets of memory cells and being selectively coupled to said segmented bit lines and the bit lines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said bit lines. - View Dependent Claims (29, 30, 31, 32, 33)
-
-
34. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal.
-
-
35. A data storage system comprising:
-
a plurality of memory arrays, each memory array comprising;
a plurality of memory subarrays, each memory subarray including a plurality of memory cells;
a plurality of local sense amplifiers, each local sense amplifier being coupled to a corresponding one of the plurality of memory subarrays, the local sense amplifier reading the contents of memory cells within the corresponding memory subarray, and a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said plurality of local sense amplifiers. - View Dependent Claims (36, 37)
-
-
38. A data storage system comprising:
a plurality of memory arrays, each memory array comprising;
a plurality of memory subarrays, each memory subarray including a plurality of memory cells, a plurality of local sense amplifiers, each local sense amplifier being disposed adjacent to and coupled to a group of said memory subarrays, the local sense amplifier reading the contents of the memory cells within the corresponding group of memory subarrays, and a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said local sense amplifiers. - View Dependent Claims (39, 40)
-
41. A data storage system comprising:
-
a reference array including a plurality of reference cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each reference cell is configurable to store one of 2N values, where N is at least two or greater;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of reference cells and being selectively coupled to said bitlines;
a plurality of global bitlines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to generate an output signal indicative of a reference signal corresponding to the selected reference cell.
-
-
42. A data storage system comprising:
-
a plurality of memory subarrays, each memory subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels; and
a plurality of sense amplifiers, each sense amplifier being selectively coupled to a corresponding subarray to capacitively sense content of a memory cell.
-
-
43. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being selectively coupled to a corresponding one of said plurality of memory subarrays; and
a plurality of global sense amplifiers, each global sense amplifier being selectively coupled to a group of said local sense amplifiers to capacitively sense a voltage on said group of local sense amplifiers. - View Dependent Claims (44)
-
-
45. A data storage system comprising:
-
a plurality of memory subarrays, each memory subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels; and
a plurality of sense amplifiers, each sense amplifier being selectively coupled to a memory subarray to sense with autozero content of a memory cell.
-
-
46. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being selectively coupled to a corresponding one of said plurality of memory subarrays; and
a plurality of global sense amplifiers, each global sense amplifier having a first input coupled to a group of said local sense amplifiers, having a second input coupled to a reference voltage terminal, having first and second outputs for providing first and second output signals in response to signals applied to said first and second inputs, and including a circuit for coupling said first input to said first output and coupling said second input to said second output in response to an autozero signal. - View Dependent Claims (47)
-
-
48. A data storage system comprising:
-
a plurality of memory subarrays, each memory subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels; and
a plurality of sense amplifiers, each sense amplifier being selectively coupled to a memory subarray to sense with substantially constant input common mode range content of a memory cell.
-
-
49. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being selectively coupled to a corresponding one of said plurality of memory subarrays; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said local sense amplifiers to provide an input range to the global sense amplifier substantially independent of a state of a selected memory cell.
-
-
50. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells, the reference signals being stored in a real time relationship to receiving programming signals corresponding to said reference signals;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal. - View Dependent Claims (51, 52)
-
-
53. A data storage system comprising:
-
a plurality of reference memory subarrays, each reference memory subarray comprising a plurality of reference memory cells, each memory cell being configurable to store one of a plurality of reference signal levels; and
a plurality of reference sense amplifiers, each reference sense amplifier being selectively coupled to a corresponding subarray to capacitively sense content of a memory cell.
-
-
54. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells, the reference signals being stored in a real time relationship to receiving programming signals corresponding to said reference signals;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and to said reference array to capacitively detect one of said reference signals, and to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and said detected reference signal.
-
-
55. A data storage system comprising:
-
a plurality of reference memory subarrays, each reference memory subarray comprising a plurality of reference memory cells, each reference memory cell being configurable to store one of a plurality of reference signal levels; and
a plurality of reference sense amplifiers, each sense reference amplifier being selectively coupled to a reference memory subarray to sense with autozero content of a reference memory cell.
-
-
56. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells, the reference signals being stored in a real time relationship to receiving programming signals corresponding to said reference signals;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and said reference array to capacitively detect one of said reference signals to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and said detected reference signal, and including a circuit to equalize inputs and the output of the global sense amplifier in response to an autozero signal.
-
-
57. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a plurality of reference signals detected on a reference signal terminal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and said detected reference signal to verify contents of said selected memory cell and programming said selected memory cell in the event the comparison indicates content of said selected memory cell does not match said one of said detected reference signals. - View Dependent Claims (58)
-
-
59. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and to capacitively detect one of a plurality of reference signals to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and said detected reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and said detected reference signal to verify contents of said selected memory cell and programming said selected memory cell in the event the comparison indicates content of said selected memory cell does not match said one of said detected reference signals. - View Dependent Claims (60)
-
-
61. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and one of a plurality of reference signals, and including a circuit to equalize inputs and the output of the global sense amplifier in response to an autozero signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and said detected reference signals from said reference array to verify contents of said selected memory cell and programming said selected memory cell in the event the comparison indicates content of said selected memory cell does not match said detected reference signals. - View Dependent Claims (62)
-
-
63. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of local sense amplifiers and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
64. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined. - View Dependent Claims (65, 66, 67)
-
-
68. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a sense amplifier capacitively sense a voltage of a selected memory cell;
a circuit to compare an output signal from said sense amplifiers corresponding to a selected memory cell and one of a plurality of reference signals and to determine whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
69. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and said reference array to capacitively detect one of said reference signals to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and a reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
70. A data storage system comprising:
-
a plurality of memory subarrays, each subarray comprising a plurality of memory cells, each memory cell being configurable to store one of a plurality of signal levels;
a sense amplifier to sense a voltage of a selected memory cell and auto zero an input and an output of said sense amplifier before sensing said voltage;
a circuit to compare an output signal from said sense amplifiers corresponding to a selected memory cell and one of a plurality of reference signals and to determine whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
71. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal, and including a circuit to equalize inputs and the output of the global sense amplifier in response to an autozero signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined. - View Dependent Claims (72, 73, 74)
-
-
75. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
76. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and said reference array to capacitively detect one of said reference signals to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and a reference signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during programming, erasing or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
77. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines;
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal and including a circuit to equalize inputs and the output of the global sense amplifier in response to an autozero signal; and
a circuit to compare the output signal from one of said global sense amplifiers corresponding to a selected memory cell and one of said reference signals from said reference array and determining whether said output signal is within a predetermined relationship of said one of said reference signals during a programming, erase or reading of said selected memory cell and setting a flag to indicate whether a predetermined relationship is determined.
-
-
78. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater, the memory cell being programmed in response to a shaped program pulse applied to said at least one common line;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal. - View Dependent Claims (79)
-
-
80. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater, the memory cell being programmed in response to a shaped program pulse applied to said at least one common line;
a plurality of sense amplifiers, each sense amplifier being selectively coupled to a corresponding subarray to capacitively sense content of a memory cell.
-
-
81. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater, the memory cell being programmed in response to a shaped program pulse applied to said at least one common line;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines to capacitively detect a voltage on one of said global bitlines and said reference array to capacitively detect one of said reference signals to generate an output signal indicative of the comparison between said detected voltage in a selected memory cell and a reference signal. - View Dependent Claims (82, 83)
-
-
84. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater, the memory cell being programmed in response to a shaped program pulse applied to said at least one common line; and
a plurality of sense amplifiers, each sense amplifier being selectively coupled to a memory subarray to sense with autozero content of a memory cell.
-
-
85. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater, the memory cell being programmed in response to a shaped program pulse applied to said at least one common line;
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells;
a reference array operatively coupled to the memory arrays and configurable to provide reference signals used for programming and reading the selected ones of the plurality of memory cells;
a plurality of local sense amplifiers, each of said plurality of local sense amplifiers being coupled to a corresponding subset of said plurality of memory cells and being selectively coupled to said bit lines;
a plurality of global bit lines, each local sense amplifier being coupled to one of said plurality of global bitlines; and
a plurality of global sense amplifiers, each global sense amplifier being coupled to a group of said global bitlines and said reference array to generate an output signal indicative of the comparison between a voltage detected in a selected memory cell and a reference signal and including a circuit to equalize inputs and the output of the global sense amplifier in response to an autozero signal. - View Dependent Claims (86, 87)
-
-
88. A method of programming a multilevel memory cell, the method comprising:
-
determine whether margin of read said memory cell matches a certain criteria;
setting a program fail flag in the event the margin does not match said criteria;
perform binary search to determine data corresponding to content of read memory cell; and
allowing access to said memory cell.
-
-
89. A method comprising:
-
Read a fuse non-volatile memory location for configuration data in response to a page read command;
Store said configuration data in a volatile memory location; and
Using the configuration data to initiate a page read sequence for a memory.
-
-
90. A method comprising:
-
Read a fuse non-volatile memory location for configuration data in response to a page program command;
Store said configuration data in a volatile memory location; and
Using the configuration data to initiate a page programming sequence for a memory.
-
-
91. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable reading of said another one of the plurality of memory arrays while reading said one of the plurality of memory arrays. - View Dependent Claims (92, 93, 94, 95, 96)
-
-
97. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable writing of said another one of the plurality of memory arrays while reading said one of the plurality of memory arrays. - View Dependent Claims (98, 99, 100, 101, 102)
-
-
103. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable erasing of said another one of the plurality of memory arrays while reading said one of the plurality of memory arrays. - View Dependent Claims (104, 105, 106, 107, 108)
-
-
109. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable erasing of said another one of the plurality of memory arrays while erasing said one of the plurality of memory arrays. - View Dependent Claims (110, 111, 112, 113, 114)
-
-
115. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable writing of said another one of the plurality of memory arrays while writing said one of the plurality of memory arrays. - View Dependent Claims (116, 117, 118, 119, 120)
-
-
121. A data storage system comprising:
-
a plurality of memory arrays, each memory array including a plurality of memory cells, a plurality of bit lines, a plurality of control gate lines, and at least one common line, each memory cell is configurable to store one of 2N values, where N is two or greater; and
at least one memory decoder coupled to the memory arrays, each memory decoder configured to provide bias signals to selected ones of the plurality of memory cells, and provide a first one of said bias signals to one of the plurality of memory arrays to select ones of the plurality of memory cells therein and provide a second one of said bias signals to another one of the plurality of memory arrays to enable erasing of said another one of the plurality of memory arrays while writing said one of the plurality of memory arrays. - View Dependent Claims (122, 123, 124, 125, 126)
-
Specification