GRAPHICAL FEEDBACK OF DISPARITIES IN TARGET DESIGNS IN GRAPHICAL DEVELOPMENT ENVIRONMENT
First Claim
1. A method of debugging a digital signal processor (DSP) program in a graphical development environment, the method comprising:
- (a) displaying a graphical representation of at least a portion of a target design of the DSP program on a computer display, wherein the target design includes a plurality of functional blocks coupled to one another by a plurality of connections, and wherein the graphical representation includes a plurality of block elements and a plurality of connection elements respectively representing functional blocks and connections in the target design;
(b) generating for the target design of the DSP program, target data representative of a plurality of values output by the plurality of functional blocks over the plurality of connections;
(c) comparing the target data to reference data associated with a reference system for the DSP program to determine disparities between the target and reference data; and
(d) displaying the plurality of connection elements in selected colors among a plurality of colors to visually represent the disparities between the target and reference data.
2 Assignments
0 Petitions
Accused Products
Abstract
An apparatus, program product and method visually represent the disparities between a target design such as a DSP program design and a reference system in connection with the display of a graphical representation of the design, specifically in association with one or more connection elements representing connections defined within the target design. By doing so, a designer, developer or tester who is working with a particular target design is better able to identify and analyze potential problems or other unexpected and/or unintended behaviors in a target design.
154 Citations
45 Claims
-
1. A method of debugging a digital signal processor (DSP) program in a graphical development environment, the method comprising:
-
(a) displaying a graphical representation of at least a portion of a target design of the DSP program on a computer display, wherein the target design includes a plurality of functional blocks coupled to one another by a plurality of connections, and wherein the graphical representation includes a plurality of block elements and a plurality of connection elements respectively representing functional blocks and connections in the target design;
(b) generating for the target design of the DSP program, target data representative of a plurality of values output by the plurality of functional blocks over the plurality of connections;
(c) comparing the target data to reference data associated with a reference system for the DSP program to determine disparities between the target and reference data; and
(d) displaying the plurality of connection elements in selected colors among a plurality of colors to visually represent the disparities between the target and reference data.
-
-
2. A method of displaying a target design in a graphical development environment, the method comprising:
-
(a) displaying a graphical representation of at least a portion of a target design on a computer display, wherein the target design includes at least one functional block configured to output a signal, and wherein the graphical representation of the portion of the target design includes a connection element representing a signal path over which the signal is output by the functional block;
(b) comparing at least one target value of the signal that is captured for the target design with at least one reference value for the signal to determine a disparity between the target and reference values; and
(c) visually representing the disparity between the target and reference values in association with the connection element in the graphical representation of the portion of the target design. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. An apparatus, comprising:
-
(a) a memory and at least one processor;
(b) a target design resident in the memory and including at least one functional block configured to output a signal over a signal path; and
(c) program code configured to be executed by the processor to display a graphical representation of at least a portion of the target design in a graphical development environment by displaying a graphical representation of the functional block and a connection element representing the signal path over which the signal is output by the functional block, comparing at least one target value of the signal that is captured for the target design with at least one reference value for the signal to determine a disparity between the target and reference values, and visually representing the disparity between the target and reference values in association with the connection element in the graphical representation of the portion of the target design. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43)
-
-
44. A program product, comprising:
-
(a) program code configured to display a graphical representation of at least a portion of a target design in a graphical development environment, wherein the target design includes at least one functional block configured to output a signal over a signal path, the program code further configured to display a graphical representation of the functional block and a connection element representing the signal path over which the signal is output by the functional block, compare at least one target value of the signal that is captured for the target design with at least one reference value for the signal to determine a disparity between the target and reference values, and visually represent the disparity between the target and reference values in association with the connection element in the graphical representation of the portion of the target design; and
(b) a computer readable medium bearing the program code. - View Dependent Claims (45)
-
Specification