Adaptive radio transceiver with floating MOSFET capacitors
5 Assignments
0 Petitions
Accused Products
Abstract
An exemplary embodiment of the present invention described and shown in the specification and drawings is a transceiver with a receiver, a transmitter, a local oscillator (LO) generator, a controller, and a self-testing unit. All of these components can be packaged for integration into a single IC including components such as filters and inductors. The controller for adaptive programming and calibration of the receiver, transmitter and LO generator. The self-testing unit generates is used to determine the gain, frequency characteristics, selectivity, noise floor, and distortion behavior of the receiver, transmitter and LO generator. It is emphasized that this abstract is provided to comply with the rules requiring an abstract which will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or the meaning of the claims.
-
Citations
73 Claims
-
1-21. -21. (canceled)
-
22. A capacitor, comprising:
-
a first node that receives a signal;
a first transistor comprising a gate node and at least one other node, the at least one other node being coupled to receive the signal from the first node; and
a second transistor comprising a gate node and at least one other node, the gate node of the second transistor being coupled to receive the signal from the gate node of the first transistor. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30)
-
-
31. A capacitor, comprising:
-
a first transistor comprising a first node, a second node and a third node, the first node being coupled to the second node; and
a second transistor comprising a fourth node, a fifth node and a sixth node, the fourth node being coupled to the fifth node, the sixth node being coupled to the third node, wherein the first transistor and the second transistor provide a capacitance between the first node and the fourth node. - View Dependent Claims (32, 33, 34, 35, 36, 37, 38)
-
-
39. A method for providing a capacitance, comprising:
-
receiving a signal at a non-gate node of a first transistor;
sending the signal, received by the first transistor, from a gate node of the first transistor to a gate node of a second transistor; and
sending the signal, received by the second transistor, to a non-gate node of the second transistor. - View Dependent Claims (40, 41, 42, 43)
-
-
44. An integrated circuit, comprising:
-
a first node that receives a signal;
a first transistor comprising a gate node and at least one other node, the at least one other node being coupled to receive the signal from the first node; and
a second transistor comprising a gate node and at least one other node, the gate node of the second transistor being coupled to receive the signal from the gate node of the first transistor. - View Dependent Claims (45, 46, 47, 48, 49, 50, 51)
-
-
52. An integrated circuit, comprising:
-
a first transistor comprising a first node, a second node and a third node, the first node being coupled to the second node; and
a second transistor comprising a fourth node, a fifth node and a sixth node, the fourth node being coupled to the fifth node, the sixth node being coupled to the third node, wherein the first transistor and the second transistor provide a capacitance between the first node and the fourth node. - View Dependent Claims (53, 54, 55, 56, 57, 58)
-
-
59. A tunable capacitor array, comprising:
-
a plurality of capacitors, each capacitor comprising;
a first node that receives a signal, a first transistor comprising a gate node and at least one other node, the at least one other node being coupled to receive the signal from the first node, and a second transistor comprising a gate node and at least one other node, the gate node of the second transistor being coupled to receive the signal from the gate node of the first transistor; and
a plurality of switches, each switch being coupled to a corresponding capacitor of the plurality of capacitors. - View Dependent Claims (60, 61, 62, 63, 64, 65, 66)
-
-
67. A tunable capacitor array, comprising:
-
a plurality of capacitors, each capacitor comprising;
a first transistor comprising a first node, a second node and a third node, the first node being coupled to the second node, and a second transistor comprising a fourth node, a fifth node and a sixth node, the fourth node being coupled to the fifth node, the sixth node being coupled to the third node, wherein the first transistor and the second transistor form a capacitance between the first node and the fourth node; and
a plurality of switches, each switch being coupled to a corresponding capacitor of the plurality of capacitors. - View Dependent Claims (68, 69, 70, 71, 72, 73)
-
Specification