Operational amplifier with increased common mode input range
First Claim
10. An operational amplifier comprising:
- a first stage inputting a differential input signal;
an input stage including a first differential transistor pair connected the first stage, and a first tail current source transistor connected to sources of the differential transistor pair; and
an output stage, wherein the first stage includes;
a second differential transistor pair;
a second tail current source transistor connected to sources of the second differential transistor pair; and
a load transistor pair connected in series with drains of the second differential transistor pair, and wherein substrates of the load transistor pair are connected to their respective sources, and wherein the output stage is connected to the second differential transistor pair.
2 Assignments
0 Petitions
Accused Products
Abstract
An operational amplifier includes a first stage with a first differential transistor pair inputting a differential input signal at their gates, a first tail current source transistor connected to sources of the first differential transistor pair, and a load transistor pair connected in series with the drain of first differential transistor pair. An input stage includes a second differential transistor pair connected to respective drains of the first differential transistor pair at their gates, and a second tail current transistor connected to sources of the differential transistor pair. An output stage outputs a signal corresponding to the differential input signal.
11 Citations
19 Claims
-
10. An operational amplifier comprising:
-
a first stage inputting a differential input signal;
an input stage including a first differential transistor pair connected the first stage, and a first tail current source transistor connected to sources of the differential transistor pair; and
an output stage, wherein the first stage includes;
a second differential transistor pair;
a second tail current source transistor connected to sources of the second differential transistor pair; and
a load transistor pair connected in series with drains of the second differential transistor pair, and wherein substrates of the load transistor pair are connected to their respective sources, and wherein the output stage is connected to the second differential transistor pair. - View Dependent Claims (1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
11-1. The operational amplifier of claim 10, wherein transistors of the load transistor pair are of the same polarity.
Specification