×

Calibrating a wire load model for an integrated circuit

  • US 20040205683A1
  • Filed: 05/30/2002
  • Published: 10/14/2004
  • Est. Priority Date: 05/30/2002
  • Status: Active Grant
First Claim
Patent Images

1. A computer program for calculating a wire load of an integrated circuit, the computer program stored in computer readable media, comprising;

  • a set of instructions configured to determine a reference timing description of the integrated circuit based on extraction of connectivity;

    a set of instructions configured to determine a wire load model based on connectivity a set of instructions configured to compare the wire load model based on connectivity to the reference timing description; and

    a set of instructions configured to adjust the wire load model based on connectivity.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×