Decryption semiconductor circuit
First Claim
1. A semiconductor integrated circuit, comprising:
- a plurality of selectable pathways inter-connected between a plurality of data sources and data destinations;
a cryptographic circuit connected to the selectable pathways and arranged to selectively receive data at an input from at least one of the data sources, to decrypt or encrypt the data in accordance with a key, and selectively provide the encrypted or decrypted data to at least one of the data destinations via an output;
an instruction interpreter arranged to receive as an input an instruction signal and to generate therefrom an output to control the plurality of selectable pathways to select from which of the data sources the cryptographic circuit receives data and to which destination the cryptographic circuit provides data;
the instruction interpreter configured such that the instruction signal defines a data pathway configuration of the system, and such that it operates in accordance with a rule that limits the data pathway configurations which are selectable.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit having a plurality of selectable pathways inter-connected to data sources and data destinations; a cryptographic circuit connected to the selectable pathways to selectively receive data from at least one of the data sources, to decrypt or encrypt the data in accordance with a key, and to selectively provide the encrypted or decrypted data to at least one of the data destinations; an instruction interpreter arranged to receive an instruction signal and to generate an output to control the plurality of selectable pathways to select from which of the data sources the cryptographic circuit receives data and to which destination the cryptographic circuit provides data. The instruction interpreter configured such that the instruction signal defines a data pathway that operates in accordance with a rule that limits the data pathway configurations which are selectable.
-
Citations
37 Claims
-
1. A semiconductor integrated circuit, comprising:
-
a plurality of selectable pathways inter-connected between a plurality of data sources and data destinations;
a cryptographic circuit connected to the selectable pathways and arranged to selectively receive data at an input from at least one of the data sources, to decrypt or encrypt the data in accordance with a key, and selectively provide the encrypted or decrypted data to at least one of the data destinations via an output;
an instruction interpreter arranged to receive as an input an instruction signal and to generate therefrom an output to control the plurality of selectable pathways to select from which of the data sources the cryptographic circuit receives data and to which destination the cryptographic circuit provides data;
the instruction interpreter configured such that the instruction signal defines a data pathway configuration of the system, and such that it operates in accordance with a rule that limits the data pathway configurations which are selectable. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29)
-
-
30. A method of configuring a circuit for selecting routing rules in an encryption system, comprising:
- configuring one or more of a plurality of anti-fuses within the circuit such that the circuit is configured to select routing rules according to a rule selection scheme, wherein the rule selection scheme depends upon the configuration of the circuit and wherein each of the anti-fuses can be configured once only.
-
31. An encryption and decryption method, comprising:
-
generating an instruction signal containing an instruction portion and a data portion;
receiving data at a cryptographic circuit from one of the plurality of data sources on a data pathway selected in response to the instruction signal;
performing one of encryption and decryption on the data in response to the instruction signal; and
thereafter providing the encrypted/decrypted data to one of a plurality of data destinations on a data pathway selected in response to the instruction signal.
-
-
32. An encryption/decryption method, comprising:
-
configuring one or more of a plurality of anti-fuses within a rule selector circuit such that the rule selector circuit is configured to select a routing rule according to a rule selection scheme, the rule selection scheme depending upon the configuration of the encryption/decryption circuits;
generating an instruction signal in accordance with the routing rule received from the rule selection circuit;
receiving data at a cryptographic circuit from one of a plurality of data sources on a data pathway selected in response to the instruction signal;
performing one of encryption and decryption on the data in response to the instruction signal; and
thereafter providing the encrypted/decrypted data to one of a plurality of data destinations on a data pathway selected in response to the instruction signal. - View Dependent Claims (33, 34)
-
-
35. A method of encrypting and decrypting data in an encryption/decryption circuit, the method comprising:
-
storing a plurality of encryption and decryption keys;
configuring one or more of a plurality of one-time switches in a rule selection circuit to select one from among a plurality of routing rules according to a rule selection scheme dependent upon a configuration of the encryption/decryption circuit;
generating an instruction signal containing an instruction portion and a data portion, the instruction signal configured to select an encryption/decryption key;
receiving data at a cryptographic circuit from one of a plurality of data sources on a data pathway selected in response to the instruction signal, including receiving encrypted control words and a service key;
performing one of decryption and encryption on the data in response to the instruction signal, including decrypting the service key with a secret key stored in the encryption/decryption circuit in order to decrypt the encrypted control words; and
thereafter providing the encrypted/decrypted data to one of a plurality of data destinations on a data pathway selected in response to the instruction signal.
-
-
36. A decryption/encryption circuit for use in a semiconductor integrated circuit, comprising:
-
a plurality of data sources and data destinations coupled via a plurality of data pathways;
a rule selection circuit having one-time selectable switches for selecting one from among a plurality of routing rules in accordance with a rule selection scheme;
a central processing unit configured to generate an instruction signal for selecting and unselecting data pathways in accordance with a routing rule generated by the rule selection circuit, the instruction signal including instructions for selecting a key from a key store;
an instruction interpreter coupled to the rule selection circuit and the central processing unit and configured to receive the routing rule and the instruction signal and generate an output signal; and
a cryptographic circuit coupled to the instruction interpreter and selectively coupleable to one or more of the data pathways in response to the output of the instruction interpreter to receive data at an input from at least one of the data sources on a data pathway in response to the instruction signal, to decrypt or encrypt the data in accordance with a key selected in response to the instruction signal, and to thereafter provide encrypted/decrypted data to one of the plurality of data destinations on a data pathway selected in response to the instruction signal. - View Dependent Claims (37)
-
Specification