×

Optimization of error loops in distributed power amplifiers

  • US 20040227570A1
  • Filed: 05/12/2003
  • Published: 11/18/2004
  • Est. Priority Date: 05/12/2003
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus comprising:

  • a main amplifier within a carrier null loop;

    an error amplifier within an error loop;

    a switch disposed in the carrier null loop and configured to selectively disable the carrier null loop to provide injection of an actual RF signal into the error loop to allow optimization of the error loop using the actual RF signal.

View all claims
  • 11 Assignments
Timeline View
Assignment View
    ×
    ×