Low power clocking systems and methods

• US 20040243866A1
• Filed: 06/14/2004
• Published: 12/02/2004
• Est. Priority Date: 03/21/2001
• Status: Active Grant

• Current Assignee: SK Hynix Inc.
• Original Assignee: Gallitzin Allegheny LLC (Intellectual Ventures LLC)
• Inventors: Sherburne, Robert Warren Jr.
• Granted Patent: US 7,139,921 B2
• Time in Patent Office: Days
• US Class Current: 713/320
• CPC Class Codes: G06F 1/3203 Power management, i.e. event-based initiation of a power-saving mode
• CPC Class Codes: G06F 1/324 by lowering clock frequency
• CPC Class Codes: G06F 1/3296 by lowering the supply or operating voltage
• CPC Class Codes: G06F 9/30083 Power or thermal control instructions
• CPC Class Codes: G06F 9/30094 Condition code generation, e.g. Carry, Zero flag
• CPC Class Codes: G06F 9/30101 Special purpose registers
• CPC Class Codes: G06F 9/3869 Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
• CPC Class Codes: G06F 9/3885 using a plurality of independent parallel functional units
• CPC Class Codes: Y02D 10/00 Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

A low power a reconfigurable processor core includes one or more processing units, each unit having a clock input that controls the performance of the unit; and a controller having a plurality of clock outputs each coupled to the clock inputs of the processing units, the controller varying the clock frequency of each processing unit to optimize power consumption and processing power for a task.

Claims

1. A low power a reconfigurable processor core, comprising:

one or more processing units executing one or more algorithms, each unit having a clock input that controls the performance of the unit; and

a controller having a plurality of clock outputs each coupled to the clock inputs of the processing units, the controller varying the clock frequency of each processing unit to optimize power consumption and processing power for a task.

2. The processor core of claim 1, wherein the algorithm is optimized for one of the following:

power reduction, buffer memory management, or emissions control.

3. The processor core of claim 1, wherein the algorithm which is pre-assigned based upon tasks or routines handled by each processing unit.

4. The processor core of claim 1, wherein the algorithm is invoked by one or more external or internal system stimuli.

5. The processor core of claim 1, wherein the controller changes on or more clock inputs on-the-fly.

6. The processor core of claim 1, wherein the controller controls one or more clock inputs in a centralized manner.

7. The processor core of claim 1, wherein the controller controls one or more clock inputs in a decentralized manner.

8. The processor core of claim 1, wherein the controller generates one or more clock inputs in any arbitrary increments from a master clock.

9. The processor core of claim 1, wherein the controller controls one or more clock inputs in a centralized manner.

10. The processor core of claim 1, further comprising a buffer coupled between two processing units.

11. The processor core of claim 10, wherein the buffer is a first-in-first-out (FIFO) buffer.