Reconfigurable memory module and method
First Claim
Patent Images
1. A memory module, comprising:
- a plurality of memory devices arranged in a plurality of ranks; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed.
2 Assignments
0 Petitions
Accused Products
Abstract
A computer system includes a controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices divided into a plurality of ranks. The memory hub is operable to configure the memory module to simultaneously address any number of ranks to operate in a high bandwidth mode, a high memory depth mode, or any combination of such modes.
146 Citations
61 Claims
-
1. A memory module, comprising:
-
a plurality of memory devices arranged in a plurality of ranks; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory system, comprising:
-
a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port;
a plurality of memory modules, each of the memory modules comprising;
a plurality of memory devices arranged in a plurality of ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed; and
a communications link coupling the input/output port of the controller to the input/output ports of the memory hubs in the respective memory modules. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. A computer system, comprising:
-
a central processing unit (“
CPU”
);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising;
a plurality of memory devices arranged in a plurality of ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42)
-
-
43. A method of accessing data in a memory module containing a plurality of memory devices, the method comprising:
-
dividing the memory devices into a plurality of ranks;
configuring the memory module to access the data stored in the memory module in a first data format in which a first number of ranks of memory devices are simultaneously accessed; and
configuring the memory module to access the data stored in the memory module in a second data format in which a second number of ranks of memory devices are simultaneously accessed, the second number being different from the first. - View Dependent Claims (44, 45, 46, 47, 48, 49, 50)
-
-
51. In a computer system, a method of accessing data in a plurality of memory modules each of which contains a plurality of memory devices, the method comprising:
-
dividing the memory devices in each of the memory modules into a plurality of ranks;
configuring each of the memory modules to access the data stored in the memory module in one of a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed; and
accessing data in each of the memory modules in the configured data format. - View Dependent Claims (52, 53, 54, 55, 56, 57, 58, 59, 60, 61)
-
Specification