×

Lowered PU power usage method and apparatus

  • US 20040268164A1
  • Filed: 06/26/2003
  • Published: 12/30/2004
  • Est. Priority Date: 06/26/2003
  • Status: Active Grant
First Claim
Patent Images

1. A method of conserving power in a multiprocessor device including a plurality of PUs (processor units), comprising the steps of:

  • providing a plurality of blocking channels associated with a like plurality of PUs;

    setting a PU to a sleep mode when the channel is blocked for the operation the processor is attempting; and

    returning a PU to normal power conditions when a given type of channel event occurs.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×