×

Method for analyzing fail bit maps of wafers

  • US 20050021303A1
  • Filed: 06/14/2004
  • Published: 01/27/2005
  • Est. Priority Date: 06/18/2003
  • Status: Active Grant
First Claim
Patent Images

1. A method of detecting a fabrication apparatus generating a wafer failure using process history information, the method comprising:

  • providing a plurality of sections in each of wafers;

    inputting a lot ID of a target lot;

    extracting a wafer ID of a target wafer among a plurality of wafers in the target lot from the lot ID and the process history information;

    extracting a failure location information in the target wafer from the wafer ID and test information configured to extract the failure location information in the wafers;

    calculating a to-be-quantified first wafer feature amount for unevenness of a wafer failure distribution based on the sections for the target wafer;

    calculating a first lot feature amount for the target lot from the first wafer feature amount calculated for the target wafer;

    extracting a fabrication process for the target lot and fabrication apparatuses used in the extracted fabrication process from the process history information using the lot ID of the target lot as an extraction condition;

    carrying out significant tests for the fabrication apparatuses used in the extracted fabrication process based on the first lot feature amount; and

    detecting a fabrication apparatus with a significant difference as a first abnormal apparatus.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×