Power supply voltage droop compensated clock modulation for microprocessors
First Claim
Patent Images
1. A computer system, comprising:
- a processor having a power supply with a voltage;
a first circuit, coupled to the processor, that monitors the power supply voltage; and
a second circuit, coupled to the first circuit, that increases a clock period of a clock coupled to the processor over a predetermined number of clock cycles if the first circuit detects that the power supply voltage is less than a reference voltage.
2 Assignments
0 Petitions
Accused Products
Abstract
A voltage source droop compensated clock modulation for microprocessors is described. Specifically, the circuit reduces the clock frequency if a voltage source droop is detected.
-
Citations
23 Claims
-
1. A computer system, comprising:
-
a processor having a power supply with a voltage;
a first circuit, coupled to the processor, that monitors the power supply voltage; and
a second circuit, coupled to the first circuit, that increases a clock period of a clock coupled to the processor over a predetermined number of clock cycles if the first circuit detects that the power supply voltage is less than a reference voltage. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A circuit, comprising:
-
a trigger control that adjusts the rise and fall time settings of a clock;
a first register coupled to the trigger control, wherein the first register contains a default rise and fall settings of the clock, wherein the trigger control uses the rise and fall settings to adjust the clock; and
m registers coupled to the first register, wherein m is an integer greater than or equal to one, wherein each of the m registers has rise and fall settings that increase a period of the clock, wherein the trigger control accesses the m registers if a power supply voltage is detected to be less than a reference voltage. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A clock modulation circuit, comprising:
-
means for detecting a power supply voltage droop; and
means for stretching a clock period after detecting the voltage droop. - View Dependent Claims (16, 17)
-
-
18. A method, comprising:
-
detecting a droop in a power supply voltage;
generating a droop trigger;
accessing the rise and fall delay values from a plurality of registers; and
adjusting the rise and fall edge delays of the clock. - View Dependent Claims (19, 20, 21)
-
-
22. The method, comprising:
-
monitoring a voltage applied to a processor;
increasing the period of a clock applied to the processor if the voltage drops below a predetermined potential; and
decreasing the period of the clock to compensate for the increase in clock periods. - View Dependent Claims (23)
-
Specification