Apparatus and method for memory with bit swapping on the fly and testing
First Claim
1. An information-processing apparatus comprising:
- a first memory having a plurality of addressed locations, each location holding a plurality of bits; and
a first control circuit, the control circuit including;
a first memory controller, the memory controller including;
an address-range detector that specifies a range spanning a subset of the addressed locations, and that, for each memory request, determines whether an address of the memory request is within the specified range; and
a read-data bit-swap circuit coupled to receive data from the first memory and operatively coupled to the address-range detector, and based on an indication from the address-range detector as to whether a memory request address is within the range, to swap one or more bits of the data.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory controller and method that provide a read-refresh (also called “distributed-refresh”) mode of operation, in which every row of memory is read within the refresh-rate requirements of the memory parts, with data from different columns within the rows being read on subsequent read-refresh cycles until all rows for each and every column address have been read, scrubbing errors if found, thus providing a scrubbing function that is integrated into the read-refresh operation, rather than being an independent operation. For scrubbing, an atomic read-correct-write operation is scheduled. A variable-priority, variable-timing refresh interval is described. An integrated card self-tester and/or card reciprocal-tester is described. A memory bit-swapping-within-address-range circuit, and a method and apparatus for bit swapping on the fly and testing are described.
-
Citations
45 Claims
-
1. An information-processing apparatus comprising:
-
a first memory having a plurality of addressed locations, each location holding a plurality of bits; and
a first control circuit, the control circuit including;
a first memory controller, the memory controller including;
an address-range detector that specifies a range spanning a subset of the addressed locations, and that, for each memory request, determines whether an address of the memory request is within the specified range; and
a read-data bit-swap circuit coupled to receive data from the first memory and operatively coupled to the address-range detector, and based on an indication from the address-range detector as to whether a memory request address is within the range, to swap one or more bits of the data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. An information-processing method comprising:
-
receiving a first memory request;
detecting whether an address of the first memory request is within a specified range of addresses;
swapping a subset of bit positions of a first of data based on the first address being detected as within the specified range; and
writing the bit-swapped first data to the memory. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34)
-
-
35. An information-processing system comprising:
-
a memory;
address checking means for checking the address of each one of a plurality of memory requests from a processor that are transmitted to the memory; and
means for changing a mapping of bits that are read from and written to the memory. - View Dependent Claims (36, 37, 38, 39, 40, 41, 42, 43)
-
-
44. A computer-readable medium having control data thereon for causing a suitably programmed information-processing system to execute a method comprising:
receiving a first memory request;
detecting whether an address of the first memory request is within a specified set of addresses;
swapping a subset of bit positions of a first of data based on the first address being detected as within the specified set; and
writing the bit-swapped first data to the memory. - View Dependent Claims (45)
Specification