APPARATUS OF PHASE-FREQUENCY DETECTOR
First Claim
1. A phase-frequency detector for adjusting a target clock signal and an input signal to the same phase comprising:
- a first logic gate for receiving a first protection signal and a second protection signal, and for outputting a third protection signal according to a result of a corresponding logic arithmetic;
a first flip-flop electrically connected to the first logic gate, the first flip-flop for receiving the third protection signal, and for outputting the third protection signal as a first output signal when triggered by the target clock signal;
a second flip-flop electrically connected to the first logic gate, the second flip-flop for receiving the third protection signal, and for outputting the third protection signal as a second output signal when triggered by the input signal;
a second logic gate electrically connected to the first flip-flop and the second flip-flop, the second logic gate for receiving the first output signal and the second output signal, and for outputting a fourth protection signal according to a result of a corresponding logic arithmetic; and
a third logic gate electrically connected to the second logic gate, the third logic gate for receiving the third protection signal and the fourth protection signal, and for outputting a fifth protection signal according to a result of a corresponding logic arithmetic;
wherein a logic level of the fifth protection signal is used to determine whether to compare the phase of the input signal and the phase of the target clock signal.
3 Assignments
0 Petitions
Accused Products
Abstract
An apparatus of phase-frequency detector for adjusting wobble clock signal and wobble signal in the same phase, comprising: a first logic gate, receiving a first protection signal and a second protection signal and outputting a third protection signal according to a logic operation; a first flip-flop, coupled to the first logic gate, outputting the third protection signal as a first output signal when the wobble clock trigger; a second flip-flop, coupled to the first logic gate, outputting the third protection signal as a second output signal when the wobble signal trigger; a second logic gate, coupled to the first and the second flip-flop, outputting a fourth protection signal according to a logic operation; a third logic gate, coupled to the second logic gate, receiving the third and the fourth protection signal, and outputting a fifth protection signal according to a logic operation; and a control signal generator, receiving the wobble clock, the input signal, and the fifth protection signal and determining whether adjusting the phase of the wobble signal and the wobble clock according to the logic level of the fifth protection signal.
-
Citations
16 Claims
-
1. A phase-frequency detector for adjusting a target clock signal and an input signal to the same phase comprising:
-
a first logic gate for receiving a first protection signal and a second protection signal, and for outputting a third protection signal according to a result of a corresponding logic arithmetic;
a first flip-flop electrically connected to the first logic gate, the first flip-flop for receiving the third protection signal, and for outputting the third protection signal as a first output signal when triggered by the target clock signal;
a second flip-flop electrically connected to the first logic gate, the second flip-flop for receiving the third protection signal, and for outputting the third protection signal as a second output signal when triggered by the input signal;
a second logic gate electrically connected to the first flip-flop and the second flip-flop, the second logic gate for receiving the first output signal and the second output signal, and for outputting a fourth protection signal according to a result of a corresponding logic arithmetic; and
a third logic gate electrically connected to the second logic gate, the third logic gate for receiving the third protection signal and the fourth protection signal, and for outputting a fifth protection signal according to a result of a corresponding logic arithmetic;
wherein a logic level of the fifth protection signal is used to determine whether to compare the phase of the input signal and the phase of the target clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A phase-frequency detecting method for adjusting a target clock signal synchronous to an input signal, the phase-frequency detecting method comprising:
-
executing a first logic arithmetic on a first protection signal and a second protection signal for outputting a third protection signal;
outputting the third protection signal to form a first output signal when triggered by the target clock signal;
outputting the third protection signal to form a second output signal when triggered by the input signal;
executing a second logic arithmetic on the first output signal and the second output signal for outputting a fourth protection signal;
executing a third logic arithmetic on the third protection signal and the fourth protection signal for outputting a fifth protection signal; and
determining whether or not to compare the phase of the input signal and the phase of the target clock signal according to a logic level of the fifth protection signal. - View Dependent Claims (12, 13, 14, 15, 16)
-
Specification