One transistor SOI non-volatile random access memory cell
First Claim
1. A method of operating a non-volatile memory cell that includes a silicon-on-insulator field effect transistor (SOI-FET) that has a floating body region with a charge trapping region, the method comprising:
- writing the memory cell into a first memory state by trapping charges in the charge trapping region to provide the SOI-FET with a first threshold voltage, and into a second memory state by neutralizing charges in the charge trapping region to provide the SOI-FET with a second threshold voltage; and
reading the memory cell using a channel conductance of the SOI-FET to determine a threshold voltage for the SOI-FET.
7 Assignments
0 Petitions
Accused Products
Abstract
One aspect of the present subject matter relates to a memory cell, or more specifically, to a one-transistor SOI non-volatile memory cell. In various embodiments, the memory cell includes a substrate, a buried insulator layer formed on the substrate, and a transistor formed on the buried insulator layer. The transistor includes a floating body region that includes a charge trapping material. A memory state of the memory cell is determined by trapped charges or neutralized charges in the charge trapping material. The transistor further includes a first diffusion region and a second diffusion region to provide a channel region in the body region between the first diffusion region and the second diffusion region. The transistor further includes a gate insulator layer formed over the channel region, and a gate formed over the gate insulator layer. Other aspects are provided herein.
-
Citations
24 Claims
-
1. A method of operating a non-volatile memory cell that includes a silicon-on-insulator field effect transistor (SOI-FET) that has a floating body region with a charge trapping region, the method comprising:
-
writing the memory cell into a first memory state by trapping charges in the charge trapping region to provide the SOI-FET with a first threshold voltage, and into a second memory state by neutralizing charges in the charge trapping region to provide the SOI-FET with a second threshold voltage; and
reading the memory cell using a channel conductance of the SOI-FET to determine a threshold voltage for the SOI-FET. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of operating a non-volatile memory cell that includes a silicon-on-insulator field effect transistor (SOI-FET) that has a floating body region with a charge trapping region, the method comprising:
-
writing the memory cell into a first memory state, including operating in a field effect transistor (FET) mode in which impact ionization generates excess charges within the floating body region, and trapping the excess charges in the charge trapping region to provide the SOI-FET with a first threshold voltage;
reading the memory cell using a channel conductance of the SOI-FET to determine a threshold voltage for the SOI-FET; and
writing the memory cell into a second memory state, including forward biasing a diode formed between the floating body region and a first diffusion region in the SOI-FET to provide an opposite charge in the floating body region to neutralize the charges in the charge trapping region and provide the SOI-FET with a second threshold voltage. - View Dependent Claims (11, 12)
-
-
13. A method of operating a non-volatile memory cell that includes a silicon-on-insulator n-channel field effect transistor (SOI-NFET) that has a floating body region with a silicon rich insulator (SRI), the method comprising:
-
writing the memory cell into a first memory state, including operating in a field effect transistor (FET) mode in which impact ionization generates excess holes within the floating body region, and trapping the excess charges in the SRI to provide the SOI-NFET with a first threshold voltage;
reading the memory cell using a channel conductance of the SOI-NFET to determine a threshold voltage for the SOI-NFET; and
writing the memory cell into a second memory state, including forward biasing a diode formed between the floating body region and a first diffusion region in the SOI-NFET to provide electrons in the floating body region to neutralize the holes in the SRI and provide the SOI-FET with a second threshold voltage. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A method of operating a non-volatile memory cell that includes a silicon-on-insulator field effect transistor (SOI-FET) that has a floating body region with a charge trapping region, the method comprising:
-
writing the memory cell into a first memory state, including operating in a bipolar junction transistor (BJT) mode in which applied voltage pulses cause a parasitic BJT device to generate excess charges within the floating body region, and trapping the excess charges in the charge trapping region to provide the SOI-FET with a first threshold voltage;
reading the memory cell using a channel conductance of the SOI-FET to determine a threshold voltage for the SOI-FET; and
writing the memory cell into a second memory state, including forward biasing a diode formed between the floating body region and a first diffusion region in the SOI-FET to provide an opposite charge in the floating body region to neutralize the charges in the charge trapping region and provide the SOI-FET with a second threshold voltage. - View Dependent Claims (19)
-
-
20. A method of operating a non-volatile memory cell that includes a silicon-on-insulator n-channel field effect transistor (SOI-NFET) that has a floating body region with a silicon rich insulator (SRI) and that includes a parasitic NPN transistor, the method comprising:
-
writing the memory cell into a first memory state, including operating in a bipolar junction transistor (BJT) mode in which applied voltage pulses cause the parasitic BJT transistor to generate excess charges within the floating body region, and trapping the excess charges in the SRI to provide the SOI-NFET with a first threshold voltage;
reading the memory cell using a channel conductance of the SOI-NFET to determine a threshold voltage for the SOI-NFET; and
writing the memory cell into a second memory state, including forward biasing a diode formed between the floating body region and a first diffusion region in the SOI-NFET to provide an opposite charge in the floating body region to neutralize the charges in the SRI and provide the SOI-NFET with a second threshold voltage. - View Dependent Claims (21, 22, 23, 24)
-
Specification