Method, system, and apparatus for bit error capture and analysis for serial interfaces
First Claim
Patent Images
1. A method for testing comprising:
- code stamping a plurality of data and transmitting the plurality of data;
receiving the plurality of data and code stamping the plurality of data;
comparing the received plurality of data to a plurality of expected data; and
creating an entry if there is a miscompare between the received data and expected data.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus and method to facilitate validation and/or test of serial interfaces by analyzing error event types based at least in part on a code-stamp, compare engine logic and a memory for error capture.
-
Citations
26 Claims
-
1. A method for testing comprising:
-
code stamping a plurality of data and transmitting the plurality of data;
receiving the plurality of data and code stamping the plurality of data;
comparing the received plurality of data to a plurality of expected data; and
creating an entry if there is a miscompare between the received data and expected data. - View Dependent Claims (2, 3, 4)
-
-
5. An apparatus comprising
a compare logic; -
at least one data recovery circuit and a code stamp counter coupled to the compare logic; and
a memory to store a plurality of expected data, coupled to the error capture and the compare logic, the apparatus to compare the plurality of expected data to a plurality of received data that is received by the data recovery circuit and to create a first entry in the event of a first miscompare. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. An apparatus comprising
a compare logic; -
a code stamp counter coupled to the compare logic; and
a memory to store a plurality of expected data, coupled to the compare logic, the apparatus to compare the plurality of expected data to a plurality of received data that is received by the apparatus and to create;
a first entry in the memory in the event of a first miscompare between the plurality of expected data and the plurality of received data;
a second entry in the memory, consecutive to the first entry, based at least in type on a type of error event. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
Specification