Low capacitance ESD protection device, and integrated circuit including the same
First Claim
1. A low capacitance ESD protection device comprising:
- a substrate;
a well of a first conductivity type in the substrate;
a first and second transistor of the first conductivity type respectively on two sides of the well;
a guard ring of a second conductivity type in the substrate, surrounding the well, and the first and second transistor; and
a doped region of the second conductivity type in the well;
wherein profiles of a drain and source region of each of the first and second transistor are un-symmetrical, and an area of the drain region is smaller than that of the source region in each of the first and second transistor.
1 Assignment
0 Petitions
Accused Products
Abstract
A low capacitance ESD protection device. The device comprises a substrate, a well of a first conductivity type in the substrate, a first and second transistor of the first conductivity type respectively on two sides of the well, a guard ring of a second conductivity type in the substrate, surrounding the well, and the first and second transistor, and a doped region of the second conductivity type in the well, wherein profiles of a drain and source region of each of the first and second transistor are un-symmetrical, and an area of the drain region is smaller than that of the source region in each of the first and second transistor.
-
Citations
20 Claims
-
1. A low capacitance ESD protection device comprising:
-
a substrate;
a well of a first conductivity type in the substrate;
a first and second transistor of the first conductivity type respectively on two sides of the well;
a guard ring of a second conductivity type in the substrate, surrounding the well, and the first and second transistor; and
a doped region of the second conductivity type in the well;
wherein profiles of a drain and source region of each of the first and second transistor are un-symmetrical, and an area of the drain region is smaller than that of the source region in each of the first and second transistor. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A low capacitance ESD protection device comprising:
-
a substrate;
a well of a first conductivity type in the substrate;
a first and second transistor of the first conductivity type respectively on two sides of the well;
a guard ring of a second conductivity type in the substrate, surrounding the well, and the first and second transistor; and
a doped region of the second conductivity type in the well;
wherein, for each of the first and second transistor, a width of a drain region is substantially equal to that of a source region and a length of the drain region is shorter than that of the source region. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. An integrated circuit comprising:
-
a core circuit; and
a low capacitance ESD protection device protecting the core circuit form ESD damages, comprising;
a substrate;
a well of a first conductivity type in the substrate;
a first and second transistor of the first conductivity type respectively on two sides of the well;
a guard ring of a second conductivity type in the substrate, surrounding the well, and the first and second transistor; and
a doped region of the second conductivity type in the well;
wherein profiles of a drain and source region of each of the first and second transistor are un-symmetrical, and an area of the drain region is smaller than that of the source region in each of the first and second transistor. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification