METHOD AND MANUFACTURE OF THIN SILICON ON INSULATOR (SOI) WITH RECESSED CHANNEL AND DEVICES MANUFACTURED THEREBY
First Claim
1. A method of forming and FET device with a raised silicon source/drain and a gate electrode structure on an SOI structure comprising an SOI silicon layer formed on a substrate wherein the substrate comprises an insulator by the following steps:
- forming a SiGe layer over the silicon layer, forming a raised source/drain layer over the SiGe layer, etching through the raised source/drain layer and the SiGe layer to form a gate electrode space with walls reaching down through the raised source/drain layer and the SiGe layer to the surface of the silicon layer thereby forming a pair of raised source/drain regions separated by the gate electrode space in the source/drain layer, lining the walls of the gate electrode space with an internal etch stop layer and an inner sidewall spacers, forming a gate electrode inside the inner sidewall spacers on a cleaned surface of the silicon layer, forming external sidewall spacers adjacent to the gate electrode between the raised source/drain regions adjacent to the inner sidewall spacers, and doping the source/drain regions, whereby a recessed channel is formed in the SOI silicon layer between the raised source/drain regions above the SiGe layer.
1 Assignment
0 Petitions
Accused Products
Abstract
An RSD FET device with a recessed channel is formed with a raised silicon S/D and a gate electrode structure on an SOI structure by the steps as follows. Form a SiGe layer over the silicon layer and a RSD layer over the SiGe. Etch through the RSD layer and the SiGe to form a gate electrode space reaching down the silicon layer. Form a pair of RSD regions separated by the gate electrode space. Line the walls of the gate electrode space with an internal etch stop layer and an inner sidewall spacers. Form a gate electrode inside the inner sidewall spacers on the silicon layer. Form external sidewall spacers adjacent to the gate electrode between the RSD regions next to the inner sidewall spacers, and dope the RSD regions, whereby a recessed channel is formed in the SOI silicon layer between the raised source/drain regions above the SiGe layer.
112 Citations
20 Claims
-
1. A method of forming and FET device with a raised silicon source/drain and a gate electrode structure on an SOI structure comprising an SOI silicon layer formed on a substrate wherein the substrate comprises an insulator by the following steps:
-
forming a SiGe layer over the silicon layer, forming a raised source/drain layer over the SiGe layer, etching through the raised source/drain layer and the SiGe layer to form a gate electrode space with walls reaching down through the raised source/drain layer and the SiGe layer to the surface of the silicon layer thereby forming a pair of raised source/drain regions separated by the gate electrode space in the source/drain layer, lining the walls of the gate electrode space with an internal etch stop layer and an inner sidewall spacers, forming a gate electrode inside the inner sidewall spacers on a cleaned surface of the silicon layer, forming external sidewall spacers adjacent to the gate electrode between the raised source/drain regions adjacent to the inner sidewall spacers, and doping the source/drain regions, whereby a recessed channel is formed in the SOI silicon layer between the raised source/drain regions above the SiGe layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of forming an FET device with a raised silicon source/drain and a gate electrode structure on an SOI structure comprising an SOI silicon layer formed on a substrate wherein the substrate comprises an insulator by the following steps:
-
forming a SiGe layer over the silicon layer, forming a raised source/drain layer over the SiGe layer, forming an etch stop layer over the raised source/drain layer, forming a dummy gate over the source/drain layer, forming a conformal outside spacer layer over the dummy gate, forming an exterior masking layer over the outside spacer layer, etching back the exterior masking layer to expose the dummy gate, removing the dummy gate to form the gate electrode space, etching through the raised source/drain layer and the SiGe layer to form a gate electrode space with walls reaching down through the raised source/drain layer and the SiGe layer to the surface of the silicon layer thereby forming a pair of raised source/drain regions separated by the gate electrode space in the source/drain layer, lining the walls of the gate electrode space with an internal etch stop layer and an inner sidewall spacers, forming a gate electrode inside the inner sidewall spacers on a cleaned surface of the silicon layer, forming external sidewall spacers adjacent to the inner sidewall spacers, and doping the source/drain regions, whereby a recessed channel is formed in the SOI silicon layer between the raised source/drain regions above the SiGe layer. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. An FET device with a raised silicon source/drain and a gate electrode structure formed on an SOI structure comprising an SOI silicon layer formed on a substrate wherein the substrate comprises an insulator comprising:
-
a SiGe layer formed over the silicon layer, a raised source/drain layer formed over the SiGe layer, a gate electrode space with walls reaching down through the raised source/drain layer and the SiGe layer to the surface of the silicon layer thereby formed a pair of raised source/drain regions separated by the gate electrode space in the source/drain layer, the walls of the gate electrode space being lined with an internal etch stop layer and inner sidewall spacers, a gate electrode formed inside the inner sidewall spacers on a cleaned surface of the silicon layer, a gate electrode formed within the space inside the inner sidewall spacers, external sidewall spacers formed adjacent to the inner sidewall spacers, doped source/drain regions formed in the raised silicon source/drain layer, and a recessed channel formed in the SOI silicon layer between the raised source/drain regions above the SiGe layer.
-
Specification