Lower substrate, IPS mode liquid crystal display device and method for manufacturing the same
First Claim
1. A lower substrate for an IPS mode LCD device, comprising:
- a substrate;
a gate line formed on the substrate;
a data line formed on the substrate crossing the gate line, a pixel region defined by intersections of the gate line with the first and second date lines;
a thin film transistor connected to the first gate line and the first data line;
a pixel electrode formed at the pixel region and connected to the thin film transistor, the pixel electrode having a plurality of first bars and having a stacked structure of a transparent metal layer and a colored metal layer;
a common electrode formed overlapping the gate line, the data line and the thin film transistor, the common electrode having a plurality of second bars integrated with the first bars of the pixel electrode and having a stacked structure of a transparent metal layer and a colored metal layer; and
a color filter layer disposed at positions corresponding to the pixel region of the substrate.
2 Assignments
0 Petitions
Accused Products
Abstract
A lower substrate for an IPS mode LCD device includes a substrate; a gate line formed on the substrate; a data line formed on the substrate crossing the gate line, a pixel region defined by intersections of the gate line with the first and second date lines; a thin film transistor connected to the first gate line and the first data line; a pixel electrode formed at the pixel region and connected to the thin film transistor, the pixel electrode having a plurality of first bars and having a stacked structure of a transparent metal layer and a colored metal layer; a common electrode formed overlapping the gate line, the data line and the thin film transistor, the common electrode having a plurality of second bars integrated with the first bars of the pixel electrode, and having a stacked structure of a transparent metal layer and a colored metal layer; and a color filter layer disposed at positions corresponding to the pixel region of the substrate.
-
Citations
26 Claims
-
1. A lower substrate for an IPS mode LCD device, comprising:
-
a substrate;
a gate line formed on the substrate;
a data line formed on the substrate crossing the gate line, a pixel region defined by intersections of the gate line with the first and second date lines;
a thin film transistor connected to the first gate line and the first data line;
a pixel electrode formed at the pixel region and connected to the thin film transistor, the pixel electrode having a plurality of first bars and having a stacked structure of a transparent metal layer and a colored metal layer;
a common electrode formed overlapping the gate line, the data line and the thin film transistor, the common electrode having a plurality of second bars integrated with the first bars of the pixel electrode and having a stacked structure of a transparent metal layer and a colored metal layer; and
a color filter layer disposed at positions corresponding to the pixel region of the substrate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An IPS mode LCD device, comprising:
-
a lower substrate including;
a substrate, first and second of gate lines formed on the substrate, a data line formed on the substrate crossing the first and second gate lines, a pixel region defined by intersections of the first and second gate lines with the first and second date lines, a thin film transistor connected to the first gate line and the first data line, a pixel electrode formed at the pixel region and connected to the thin film transistor, the pixel electrode having a plurality of first bars and having a stacked structure of a transparent metal layer and a colored metal layer, and a common electrode formed overlapping the gate line, the data line and the thin film transistor, the common electrode having a plurality of second bars integrated with the first bars of the pixel electrode and having a stacked structure of a transparent metal layer and a colored metal layer, and a color filter layer disposed at positions corresponding to the pixel region of the substrate;
an upper substrate spaced by a predetermined interval from the lower substrate; and
a liquid crystal layer interposed between the upper substrate and the lower substrate.
-
-
14. A method for manufacturing a lower substrate for an IPS mode LCD device, the method comprising:
-
forming a gate line on a substrate;
forming a data line on the substrate to cross the gate line, a pixel region defined by intersections of the gate line with the data line;
forming a thin film transistor connected to the first gate line and the first data line;
forming a color filter layer on the pixel region including the gate line, the data line and the thin film transistor; and
forming a pixel electrode and a common electrode on the color filter layer, the pixel electrode being connected to the thin film transistor and having a plurality of first bars, the common electrode overlapping the gate line, the data line and the thin film transistor and having a plurality of second bars integrated with the plurality of first bars of the pixel electrode, and the common electrode having a stacked structure of a transparent metal layer and a colored metal layer. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A method for manufacturing an IPS mode LCD device, the method comprising:
-
forming a gate line on a substrate;
forming a data line on the substrate to cross the gate line, a pixel region defined by intersections of the gate line with the data line;
forming a thin film transistor connected to the first gate line and the first data line;
forming a color filter layer on the pixel region including the gate line, the data line and the thin film transistor;
forming a pixel electrode and a common electrode on the color filter layer, the pixel electrode being connected to the thin film transistor and having a plurality of first bars, the common electrode overlapping the gate line, the data line and the thin film transistor and having a plurality of second bars integrated with the plurality of first bars of the pixel electrode, and the common electrode having a stacked structure of a transparent metal layer and a colored metal layer;
joining an upper substrate with the lower substrate with a predetermined interval therebetween; and
interposing a liquid crystal layer between the upper substrate and the lower substrate.
-
Specification