OVERLAY AND CD PROCESS WINDOW STRUCTURE
First Claim
1. A photolithographic device comprising:
- a substrate; and
a pattern layer formed on said substrate including pattern features, said pattern layer having radiant energy transparent portions and radiant energy blocking portions, wherein said pattern features produce a varying overlay when exposed to radiation during a photolithography process.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention provides photolithographic device and method for optimizing the photolithography process window. The photolithography device comprises a substrate; and a pattern layer having radiant energy transparent portions and radiant energy blocking portions, where the pattern layer has features with a varying overlay. The overlay tolerance is determined by varying the misalignment the features of the pattern. The photolithography device is a reticle. The method for determining an optimum photolithography process window comprises exposing a portion of a wafer to a pattern produced by a reticle, the pattern having a varying overlay that produces multiple photolithography conditions, wherein each photolithography condition has an overlay tolerance; and stepping the reticle across a remaining portion of the wafer, where each step exposes an other region of the wafer to the pattern producing multiple photolithography conditions. This process enables the user to determine the lithographic process window for critical dimension and overlay on a single chip using electrical test structures.
-
Citations
23 Claims
-
1. A photolithographic device comprising:
-
a substrate; and
a pattern layer formed on said substrate including pattern features, said pattern layer having radiant energy transparent portions and radiant energy blocking portions, wherein said pattern features produce a varying overlay when exposed to radiation during a photolithography process. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method for determining an optimum photolithography process window comprising:
-
exposing a portion of a since wafer to a pattern of a reticle, said pattern having pattern features producing varying overlay conditions, wherein each of said varying overlay conditions has a different overlay tolerance contributed by both varying image size and pattern feature alignment built into a reticle design;
stepping said reticle across one or more remaining portions of said single wafer, where each step exposes an other region of said wafer to said reticle pattern features producing said varying overlay conditions;
producing test structures from said varying overlay conditions;
and testing said test structures to determine said optimum photolithography process window. - View Dependent Claims (10, 11, 12, 13, 22)
-
-
14. A method for determining an optimum photolithography process window comprising:
-
exposing a single chip in a wafer to a pattern of a reticle, said pattern having pattern features capable of producing varying overlay conditions, wherein each overlay condition of said varying overlay conditions has a different overlay tolerance contributed by both varying image size and pattern feature alignment built into a reticle design;
producing test structures from said multiple overlay conditions at said single chip; and
testing said test structures, wherein an optimum photolithography process window is determined from exposing a single chip on said wafer. - View Dependent Claims (23)
-
-
15-16. -16. (canceled)
-
17. A test wafer comprising:
-
a plurality of test regions; and
a plurality of test structures within each of said plurality of test regions, each of said plurality of test structures having a different alignment between a chain feature and a line feature within each of said test structures, said chain feature and said line feature each in contact with at least one test pad, wherein a total number of test pads within each of said plurality of said test regions is equal to;
a first number of test structures formed by a first photolithography condition multiplied by a first number of test pads required to measure each of said first number of test structures formed by said first photolithography condition; and
one or more other test structures formed by one or more other photolithography conditions multiplied by one or more other number of test pads required to measure each of said one or more other test structures formed by said one or more other photolithography conditions, wherein said first photolithography condition comprises a first alignment between said chain and line feature, and said one or more other photolithography conditions comprises another alignment between said chain and line feature. - View Dependent Claims (18, 19, 20)
-
-
21. A test wafer comprising:
-
a plurality of test regions; and
a plurality of test structures within each of said plurality of test regions, each of said plurality of test structures having a different alignment between a chain feature and a line feature within each of said test structures, said chain feature and said line feature each in contact with at least one test pad, wherein a total number of test pads within each of said plurality of said test regions is equal to;
a first number of test structures formed by a first photolithography condition multiplied by a first number of test pads required to measure each of said first number of test structures formed by said first photolithography condition; and
one or more other test structures formed by one or more other photolithography conditions multiplied by one or more other number of test pads required to measure each of said one or more other test structures formed by said one or more other photolithography conditions, wherein said first photolithography condition comprises a first image size of said chain and line feature, and said one or more other photolithography conditions comprises another image size of said chain and line feature.
-
Specification