Timing closure methodology
First Claim
1. An automated method for designing an initial integrated circuit layout with a computer, based upon an electronic circuit description and by using a cell library containing cells that each have an associated relative delay value, comprising the steps of:
- (a) selecting a plurality of cells from the cell library that are intended to be coupled to each other with a plurality of wires and that can be used to implement the digital circuit based on the electronic circuit description input to the computer; and
(b) determining, using a portion of a computer program that contains a sequence of instructions, an initial intended area of each of the selected plurality of cells, the initial intended area of at least some of the selected plurality of cells being determined using the associated relative delay value of the selected cell and the initial intended lengths of some of the wires coupled to each of said some cells in order to meet predetermined timing constraints associated with each of said some cells that are coupled to another cell.
6 Assignments
0 Petitions
Accused Products
Abstract
An automated method for designing an integrated circuit layout using a computer based upon an electronic circuit description and based upon cells which are selected from a cell library, each of the cells having an associated area, comprising the steps of: (a) placing each of the cells in the integrated circuit layout so that the cells can be coupled together by wires to form a circuit path having an associated predetermined delay constraint wherein the cells are coupled together based upon the electronic circuit description input to the computer; (b) connecting the cells together with the wires to form the circuit path; and (c) adjusting an area of at least one of the cells to satisfy the associated predetermined delay constraint of the circuit path.
71 Citations
41 Claims
-
1. An automated method for designing an initial integrated circuit layout with a computer, based upon an electronic circuit description and by using a cell library containing cells that each have an associated relative delay value, comprising the steps of:
-
(a) selecting a plurality of cells from the cell library that are intended to be coupled to each other with a plurality of wires and that can be used to implement the digital circuit based on the electronic circuit description input to the computer; and
(b) determining, using a portion of a computer program that contains a sequence of instructions, an initial intended area of each of the selected plurality of cells, the initial intended area of at least some of the selected plurality of cells being determined using the associated relative delay value of the selected cell and the initial intended lengths of some of the wires coupled to each of said some cells in order to meet predetermined timing constraints associated with each of said some cells that are coupled to another cell. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. An automated method for designing an integrated circuit layout using a computer, based upon an electronic circuit description and based upon cells which are selected from a cell library, each of the cells having an associated area, comprising the steps of:
-
(a) placing each of the cells in the integrated circuit layout so that the cells can be coupled together by wires to form a circuit path having an associated predetermined delay constraint wherein the cells are coupled together by wires based upon the electronic circuit description input to the computer; and
(b) adjusting an area of at least one of the cells to satisfy the associated predetermined delay constraint of the circuit path. - View Dependent Claims (21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 39)
-
-
33. An automated method for designing an integrated circuit layout of at least four cells by using a computer and based upon an electronic circuit description containing information on the digital circuit, comprising the steps of:
-
(a) selecting a plurality of cells which can be used to implement the digital circuit based upon the electronic circuit description, each of the plurality of cells having an associated load, the plurality of cells comprising a first cell having a first load, a second cell having a second load, a third cell having a third load, and a fourth cell having a fourth load, each of the cells and the associated load having a predetermined associated delay value;
(b) determining initial placement locations for each of the selected plurality of cells including the first cell, the second cell, the third cell, and the fourth cell;
(c) setting the size of each of the selected plurality of cells and the loads of each cell so that the predetermined associated delay value of at least some of the selected plurality of cells with associated loads remain relatively constant; and
(d) routing the digital circuit based on the finalized location and size of each of the selected plurality of cells. - View Dependent Claims (34, 35, 36, 37, 38)
-
-
40. An automated method for determining an integrated circuit layout of at least four cells by using a computer and based upon an electronic circuit description containing information on the digital circuit, the automated method comprising the steps of:
-
(a) selecting a plurality of cells which can be used to implement the digital circuit using the electronic circuit description, the plurality of cells each comprising a first cell having a first load and a first predetermined timing constraint, a second cell connected to the first cell and having a second load and a second predetermined timing constraint, a third cell connected to the second cell and having a third load and a third predetermined timing constraint, and a fourth cell connected to the third cell and having a fourth load and a fourth predetermined timing constraint;
(b) determining the placement locations for each of the selected plurality of cells including the first cell, the second cell, the third cell, and the fourth cell;
(c) selecting the size of the first cell based on the first load of the first cell and on the first predetermined timing constraint;
(d) selecting the size of the second cell based on the second load of the second cell and on the first predetermined timing constraint and the second predetermined timing constraint;
(e) selecting the size of the third cell based on the third load and on the first predetermined timing constraint, the second predetermined timing constraint and the third predetermined timing constraint;
(f) selecting the size of the fourth cell based on the fourth load and on the first predetermined timing constraint, the second predetermined timing constraint, the third predetermined timing constraint, and the fourth predetermined timing constraint;
(g) routing the digital circuit based on the placement location and size of each of the selected plurality of cells. - View Dependent Claims (41)
-
Specification