×

Method and circuit for reducing DRAM refresh power by reducing access transistor sub threshold leakage

  • US 20050141309A1
  • Filed: 01/19/2005
  • Published: 06/30/2005
  • Est. Priority Date: 08/29/2002
  • Status: Active Grant
First Claim
Patent Images

1. A memory array, comprising:

  • a plurality of memory cells arranged in rows and columns, each of the memory cells including a memory cell capacitor and an access transistor coupled to the memory cell capacitor;

    a digit line for each column of memory cells in the memory array, each digit line being coupled to a plurality of access transistors in a respective column of memory cells;

    a word line for each row of memory cells in the memory array, each word line being coupled to the gates of a plurality of access transistors in a respective row of memory cells;

    a sense amplifier for each column of memory cells, each sense amplifier being coupled to the digit line for a respective column of memory cells, each sense amplifier having a power input and being operable to couple a supply voltage applied to the power input to the digit line to which it is coupled responsive to sensing a predetermined voltage level on the digit line; and

    a voltage regulator coupled to the power input of the sense amplifiers for a plurality of columns of memory cells, the voltage regulator having at least one bipolar transistor coupled to the power inputs of the sense amplifiers, the voltage regulator being operable to generate the supply voltage and to regulate the magnitude of the supply voltage responsive to variations in current coupled from the voltage regulator to the sense amplifiers.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×