Apparatus coupling two circuits having different supply voltage sources
First Claim
Patent Images
1. An apparatus, comprising:
- a clock source to generate a clock signal;
a first circuit, coupled to a first supply voltage source, to generate a first data signal and a second circuit coupled to a second supply voltage source;
a first level shifter, coupled to the first circuit, to generate a level shifted data signal in response to the first data signal; and
a downstream latch, having a pair of inputs coupled to the first level shifter and the clock source and an output coupled to the second circuit, to generate an output data signal in response to the level shifted data signal and the clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus for coupling two circuits having different supply voltages is described herein.
-
Citations
27 Claims
-
1. An apparatus, comprising:
-
a clock source to generate a clock signal;
a first circuit, coupled to a first supply voltage source, to generate a first data signal and a second circuit coupled to a second supply voltage source;
a first level shifter, coupled to the first circuit, to generate a level shifted data signal in response to the first data signal; and
a downstream latch, having a pair of inputs coupled to the first level shifter and the clock source and an output coupled to the second circuit, to generate an output data signal in response to the level shifted data signal and the clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An apparatus, comprising:
-
a microprocessor including a central processing unit (CPU) section having a first supply voltage source;
an input-output (I/O) section having a second supply voltage source;
a clock source to generate a clock signal; and
a selected section of the CPU section and the I/O sections being operable to generate a first data signal;
a converter circuit including a first level shifter, coupled to the selected section, to generate a level shifted data signal in response to the first data signal;
a second level shifter, coupled to the clock source, to generate a level shifted clock signal in response to the clock signal; and
a downstream latch, having a pair of inputs coupled to the first and second level shifters and an output coupled to the non-selected section of the CPU and I/O sections, to generate an output data signal in response to the level shifted data signal and level shifted clock signal. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A system, comprising:
-
a microprocessor including a central processing unit (CPU) section coupled to a first supply voltage source;
an input-output (I/O) section coupled to a second supply voltage source;
a clock source to generate a clock signal; and
the CPU section being operable to generate a first data signal;
a converter circuit including a first level shifter, coupled to the CPU section, to generate a level shifted data signal in response to the first data signal;
a second level shifter, coupled to the clock source, to generate a level shifted clock signal in response to the clock signal; and
a downstream latch, having a pair of inputs coupled to the first and second level shifters and an output coupled to the I/O section, to generate an output data signal in response to the level shifted data signal and level shifted clock signal;
a source synchronous bus, coupled to the I/O section, to receive the level shifted data signal and the level shifted clock signal; and
an I/O module coupled to the source synchronous bus. - View Dependent Claims (17, 18, 19, 20, 21, 22)
-
-
23. A method, comprising:
-
supplying a first supply voltage, a second supply voltage, and a clock signal having a rising clock edge and a falling clock edge;
shifting a first data signal from the first supply voltage to the second supply voltage by way of a first level shifter;
generating a level shifted data signal from the first level shifter with the level shifted data signal having a plurality of rising and falling data edges that are mismatched; and
latching the level shifted signal in response to one of the rising and falling clock edges after the rising and falling data edges have occurred. - View Dependent Claims (24, 25, 26, 27)
-
Specification