Resource management in a processor-based system using hardware queues
First Claim
1. A method for resource management in a processor-based system, the method comprising the steps of:
- storing a plurality of data values in a hardware queue, each data value being associated with a corresponding one of a plurality of resources, wherein presence of a given one of the data values in the hardware queue indicates availability of its corresponding resource to a requesting object; and
utilizing the given data value from the hardware queue to access the corresponding resource.
1 Assignment
0 Petitions
Accused Products
Abstract
In a processor-based system, a number of data values are stored in a hardware queue. Each data value is associated with a corresponding one of a number of resources. Presence of a given one of the data values in the hardware queue indicates availability of its corresponding resource to a requesting object. The given data value from the hardware queue is used to access the corresponding resource. Reading a data value from the hardware queue removes the data value from the hardware queue, and therefore a particular resource is removed from a “pool” of resources and is allocated to a requesting object in the processor-based system. Other objects in the processor-based system can no longer access this particular resource. Similarly, writing a data value to the hardware queue adds the data value to the hardware queue, and therefore a particular resource is added to the pool of resources and is recovered because all objects in the processor-based system can again access the particular resource (e.g., by accessing the hardware queue and retrieving the data value corresponding to the particular resource).
43 Citations
30 Claims
-
1. A method for resource management in a processor-based system, the method comprising the steps of:
-
storing a plurality of data values in a hardware queue, each data value being associated with a corresponding one of a plurality of resources, wherein presence of a given one of the data values in the hardware queue indicates availability of its corresponding resource to a requesting object; and
utilizing the given data value from the hardware queue to access the corresponding resource. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. An apparatus for resource management, the apparatus comprising:
-
a data bus;
a hardware queue coupled to the data bus, the hardware queue configurable to store a plurality of data values; and
one or more processors coupled to the data bus, the one or more processors adapted;
to store a plurality of data values in the hardware queue, each data value being associated with a corresponding one of a plurality of resources, wherein presence of a given one of the data values in the hardware queue indicates availability of its corresponding resource to a requesting object; and
to utilize the given data value from the hardware queue to access the corresponding resource. - View Dependent Claims (20)
-
-
21. An integrated circuit comprising:
-
at least one hardware queue connectable to one or more processors via a data bus, the at least one hardware queue configurable to store a plurality of data values; and
the one or more processors adapted, for the at least one hardware queue;
to store a plurality of data values in the at least one hardware queue, each data value being associated with a corresponding one of a plurality of resources, wherein presence of a given one of the data values in the at least one hardware queue indicates availability of its corresponding resource to a requesting object; and
to utilize the given data value from the at least one hardware queue to access the corresponding resource. - View Dependent Claims (22, 23, 24, 25)
-
-
26. An integrated circuit comprising:
-
a data bus;
at least one processor coupled to the data bus;
at least one hardware queue coupled to the data bus, the at least one hardware queue comprising;
a queue memory configurable to store a plurality of data values;
a read interface coupled to the data bus and adapted to read from the queue memory; and
a write interface coupled to the data bus and adapted to write to the queue memory. - View Dependent Claims (27, 28, 29, 30)
-
Specification