Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
First Claim
1. A memory hub for a hub-based memory module, comprising:
- first and second link interfaces for coupling to respective data busses;
a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces; and
a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored.
8 Assignments
0 Petitions
Accused Products
Abstract
A memory hub includes first and second link interfaces for coupling to respective data busses, a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces, and further includes a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored. A method for writing data to a memory location in a memory system is provided which includes accessing read data in the memory system, providing write data to the memory system, and coupling the write data to a register for temporary storage. The write data is recoupled to the memory bus and written to the memory location following provision of the read data.
128 Citations
43 Claims
-
1. A memory hub for a hub-based memory module, comprising:
-
first and second link interfaces for coupling to respective data busses;
a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces; and
a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored. - View Dependent Claims (2, 3, 4)
-
-
5. A memory hub for a hub-based memory module, comprising:
-
a first link interface for coupling to a first data bus to provide data to the first data bus and receive data from the first data bus;
a second link interface for coupling to a second data bus to provided data to the second data bus and receive data from the second data bus;
a switching circuit coupled to the first and second link interfaces to couple data between the first and second link interfaces; and
a data bypass circuit coupled to the switching circuit to store a first set of data received by either the first or second link interfaces to allow a second set of data to be coupled between the first and second link interfaces without interference by the first set of data. - View Dependent Claims (6, 7, 8, 9, 10)
-
-
11. A memory module, comprising:
-
a plurality of memory devices; and
a memory hub coupled to the plurality of memory devices, the memory hub comprising;
first and second link interfaces for coupling to respective data busses;
a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces; and
a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored. - View Dependent Claims (12, 13, 14, 15)
-
-
16. A memory module, comprising:
-
a plurality of memory devices; and
a memory hub coupled to at least one of the plurality of memory devices, the memory hub comprising;
a first link interface for coupling to a first data bus to provide data to the first data bus and receive data from the first data bus;
a second link interface for coupling to a second data bus to provided data to the second data bus and receive data from the second data bus;
a switching circuit coupled to the first and second link interfaces to couple data between the first and second link interfaces; and
a data bypass circuit coupled to the switching circuit to store a first set of data received by either the first or second link interfaces to allow a second set of data to be coupled between the first and second link interfaces without interference by the first set of data. - View Dependent Claims (17, 18, 19, 20)
-
-
21. A processor-based system, comprising:
-
a processor having a processor bus;
a system controller coupled to the processor bus, the system controller having a system memory port and a peripheral device port;
at least one input device coupled to the peripheral device port of the system controller;
at least one output device coupled to the peripheral device port of the system controller;
at least one data storage device coupled to the peripheral device port of the system controller; and
a memory module coupled to the system memory port of the system controller, the memory module comprising;
a plurality of memory devices; and
a memory hub coupled to the plurality of memory devices, the memory hub comprising;
first and second link interfaces for coupling to respective data busses;
a data path coupled to the first and second link interfaces and through which data is transferred between the first and second link interfaces; and
a write bypass circuit coupled to the data path to couple write data on the data path and temporarily store the write data to allow read data to be transferred through the data path while the write data is temporarily stored. - View Dependent Claims (22, 23, 24, 25)
-
-
26. A processor-based system, comprising:
-
a processor having a processor bus;
a system controller coupled to the processor bus, the system controller having a system memory port and a peripheral device port;
at least one input device coupled to the peripheral device port of the system controller;
at least one output device coupled to the peripheral device port of the system controller;
at least one data storage device coupled to the peripheral device port of the system controller; and
a memory module coupled to the system memory port of the system controller, the memory module comprising;
a plurality of memory devices; and
a memory hub coupled to at least one of the plurality of memory devices, the memory hub comprising;
a first link interface for coupling to a first data bus to provide data to the first data bus and receive data from the first data bus;
a second link interface for coupling to a second data bus to provided data to the second data bus and receive data from the second data bus;
a switching circuit coupled to the first and second link interfaces to couple data between the first and second link interfaces; and
a data bypass circuit coupled to the switching circuit to store a first set of data received by either the first or second link interfaces to allow a second set of data to be coupled between the first and second link interfaces without interference by the first set of data. - View Dependent Claims (27, 28, 29, 30, 31)
-
-
32. A method for writing data to a memory location in a memory system coupled to a memory bus, comprising:
-
accessing read data in the memory system;
providing write data to the memory system on the memory bus;
coupling the write data to a register in the memory system for temporary storage of the write data;
coupling the read data to the memory bus and providing the read data for reading;
coupling the write data stored in the register to the memory bus; and
writing the write data to the memory location. - View Dependent Claims (33, 34, 35)
-
-
36. A method for executing memory commands in a memory system having a memory bus, the method comprising:
-
issuing a read command to the memory system;
issuing a write command to a memory location in the memory system and providing write data to the memory bus of the memory system;
accessing read data in the memory system;
in the memory system, decoupling the write data from the memory bus;
receiving the read data on the memory bus from the memory system;
recoupling the write data to the memory bus; and
resuming the write command to the memory location. - View Dependent Claims (37, 38, 39)
-
-
40. A method for executing read and write commands in a memory system having a memory bus, the method comprising:
-
issuing a read command to access a first memory location in the memory system;
before completion of the read command, scheduling a write command to write data to a second memory location in the memory system retrieving read data from the first memory location;
providing write data to the memory bus of the memory system;
in the memory system, bypassing the read data on the memory bus;
receiving the read data on the memory bus from the memory system; and
providing the write data to the memory bus. - View Dependent Claims (41, 42, 43)
-
Specification