Nor-type channel-program channel-erase contactless flash memory on SOI
First Claim
1. A semiconductor device having an electrically erasable programmable read only memory (EEPROM), comprising a contactless array of EEPROM memory cells disposed in rows and columns and constructed over a silicon-on-insulator wafer, each EEPROM memory cell comprising a drain region, a source region, a gate region, and a body region;
- a plurality of gate lines each connecting the gate regions of a row of EEPROM memory cells;
a plurality of body lines each connecting the body regions of a column of EEPROM memory cells;
a plurality of source lines each connecting the source regions of a column of EEPROM memory cells; and
a plurality of drain lines each connecting the drain regions of a column of EEPROM memory cells;
wherein the source lines and the drain lines are buried lines, and the source regions and the drain regions of a column of EEPROM memory cells are insulated from the source regions and the drain regions of the adjacent columns of EEPROM memory cells.
2 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor device having an electrically erasable programmable read only memory (EEPROM) comprises a contactless array of EEPROM memory cells disposed in rows and columns and constructed over a silicon-on-insulator wafer. Each EEPROM memory cell comprises a drain region, a source region, a gate region, and a body region. The semiconductor device further comprises a plurality of gate lines each connecting the gate regions of a row of EEPROM memory cells, a plurality of body lines each connecting the body regions of a column of EEPROM memory cells, a plurality of source lines each connecting the source regions of a column of EEPROM memory cells, and a plurality of drain lines each connecting the drain regions of a column of EEPROM memory cells. The source lines and the drain lines are buried lines, and the source regions and the drain regions of a column of EEPROM memory cells are insulated from the source regions and the drain regions of the adjacent columns of EEPROM memory cells.
51 Citations
32 Claims
-
1. A semiconductor device having an electrically erasable programmable read only memory (EEPROM), comprising
a contactless array of EEPROM memory cells disposed in rows and columns and constructed over a silicon-on-insulator wafer, each EEPROM memory cell comprising a drain region, a source region, a gate region, and a body region; -
a plurality of gate lines each connecting the gate regions of a row of EEPROM memory cells;
a plurality of body lines each connecting the body regions of a column of EEPROM memory cells;
a plurality of source lines each connecting the source regions of a column of EEPROM memory cells; and
a plurality of drain lines each connecting the drain regions of a column of EEPROM memory cells;
wherein the source lines and the drain lines are buried lines, and the source regions and the drain regions of a column of EEPROM memory cells are insulated from the source regions and the drain regions of the adjacent columns of EEPROM memory cells. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A semiconductor device having an electrically erasable programmable read only memory (EEPROM), comprising
a contactless array of EEPROM memory cells disposed in rows and columns and constructed over a silicon-on-insulator wafer, each EEPROM memory cell comprising a drain region, a source region, a gate region, and a body region; -
a plurality of gate lines each connecting the gate regions of a row of EEPROM memory cells;
a plurality of source lines each connecting the source regions and the body regions of a column of EEPROM memory cells; and
a plurality of drain lines each connecting the drain regions of a column of EEPROM memory cells;
wherein the source lines and the drain lines are buried lines; and
the source regions and the drain regions of a column of EEPROM memory cells are insulated from the source regions and the drain regions of the adjacent columns of EEPROM memory cells. - View Dependent Claims (21, 22)
-
-
23. A method for correcting out-of-range threshold voltages of EEPROM memory cells in a semiconductor device, comprising
specifying a tolerance range for the threshold voltage of each memory state for the EEPROM memory cells; -
detecting at least one out-of-range threshold voltage in the EEPROM memory cells;
applying a positive voltage pulse to the gate region if the detected out-of-range threshold voltage is below the specified tolerance range; and
applying a negative voltage pulse to the gate region if the detected out-of-range threshold voltage is above the specified tolerance range. - View Dependent Claims (24, 25, 26, 27, 28)
-
-
29. A method of manufacturing a semiconductor device having an electrically erasable programmable read only memory (EEPROM) having a plurality of EEPROM cells, comprising:
-
providing a silicon-on-insulator (SOI) wafer comprising a top silicon layer of a first conductivity type;
growing a gate insulation film over the top silicon layer;
depositing a floating-gate layer over the gate insulator;
patterning the floating-gate layer and the gate insulation film in a first photo-masking step to form floating-gate structures in column-wise stripes. implanting impurities on the top silicon layer to form heavily doped areas of a second conductivity type, wherein the heavily doped areas are self-aligned to the floating-gate structures;
forming insulating floating-gate sidewall spacers on the side walls of the column-wise floating-gate structures;
removing the heavily doped area in the exposed top silicon layer between the insulating floating-gate sidewall spacers by etching to form electrically isolated heavily doped areas and grooves between the electrically isolated heavily doped areas, wherein the grooves and the electrically isolated heavily doped areas are self-aligned to the floating-gate structures;
forming a first insulation film over the grooves between the two heavily doped regions, wherein the first insulation film is in stripe-wise pattern and self-aligned to the floating-gate structure;
forming an inter-gate dielectric layer over the wafer;
depositing a control gate layer over the wafer;
patterning the control gate layer to form row-wise control-gate stripes in a second photo-masking step; and
removing the floating-gate structures not covered by the control-gate stripes by etching such that the remaining floating-gate structures are self-aligned to the control-gate stripes. - View Dependent Claims (30, 31, 32)
-
Specification