×

REDUNDANCY STRUCTURE AND METHOD FOR HIGH-SPEED SERIAL LINK

  • US 20050180521A1
  • Filed: 02/18/2004
  • Published: 08/18/2005
  • Est. Priority Date: 02/18/2004
  • Status: Active Grant
First Claim
Patent Images

1. An integrated circuit, comprising:

  • a plurality of data transmitters including a plurality of default data transmitters and at least one redundancy data transmitter; and

    a plurality of connection elements having a first, low impedance connecting state, and having a second, high impedance, disconnecting state, at least a first connection element of said plurality of connection elements being operable to connect and disconnect a first default data transmitter of said plurality of default data transmitters from a first output signal line, said first connection element further being operable to connect and disconnect said redundancy data transmitter from said first output signal line.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×