Random number generator and probability generator
First Claim
Patent Images
1. A random number generator comprising:
- a flip-flop in which an output state (0 or
1) becomes definite according to a phase difference between signals inputted to two input units;
a delay unit for producing the phase difference between the two input signals; and
a feedback circuit for controlling the phase difference so that an occurrence ratio of 0 or 1 of an output from the flip-flop by the input signals is constant within a specified repetition cycle.
2 Assignments
0 Petitions
Accused Products
Abstract
A random number generator includes a flip-flop in which an output state (0 or 1) becomes definite according to a phase difference between signals inputted to two input units, a delay unit for producing the phase difference in these two input signals, and a feedback circuit for controlling the phase difference so that an occurrence ratio of 0 or 1 of an output from the flip-flop by the input signals is constant within a specified repetition cycle.
37 Citations
52 Claims
-
1. A random number generator comprising:
-
a flip-flop in which an output state (0 or
1) becomes definite according to a phase difference between signals inputted to two input units;
a delay unit for producing the phase difference between the two input signals; and
a feedback circuit for controlling the phase difference so that an occurrence ratio of 0 or 1 of an output from the flip-flop by the input signals is constant within a specified repetition cycle. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A random number generator in which a phase difference between two input signals inputted to a flip-flop is automatically adjusted to make an occurrence ratio of 1 or 0 of an output from the flip-flop constant, characterized in that
a jitter generation circuit including a source for generating a noise, an amplifier circuit for amplifying the noise, and a mixer circuit for generating jitter in the input signals by the amplified noise signal is added to an input line of the flip-flop.
-
16. A random number generator in which a phase difference between two input signals is automatically adjusted to make an occurrence ratio of 1 or 0 of an output from a flip-flop constant, characterized in that
a phase-voltage conversion circuit for converting the phase difference between the two input signals into a voltage is added to a data input line of the flip-flop.
-
22. A random number generator in which a phase difference between two input signals inputted to an R-S flip-flop is automatically adjusted to make an occurrence ratio of 1 or 0 of an output from the flip-flop constant, characterized in that
a P-channel transistor is connected in series to a power supply side of an R side gate circuit or an S side gate circuit of an internal transistor circuit constituting the R-S flip-flop, an N-channel transistor is connected in series to a GND side, a source for generating a noise and an amplifier circuit for amplifying the noise are connected to inputs of the P-channel transistor and the N-channel transistor, and a threshold voltage of one of the gate circuits is changed by the amplified noise signal.
-
23. A random number generator in which a phase difference between two input signals inputted to an R-S flip-flop is automatically adjusted to make an occurrence ratio of 1 or 0 of an output from the flip-flop constant, characterized in that
a P-channel transistor is connected in series to a power supply side of an R side gate circuit and an S side gate circuit of an internal transistor circuit constituting the R-S flip-flop, an N-channel transistor is connected in series to a GND side, a source for generating a noise and an amplifier circuit for amplifying the noise are connected to inputs of the P-channel transistor and the N-channel transistor, and threshold voltages of both of the gate circuits are changed by the amplified noise signal.
-
36. A random number generator comprising:
-
a flip-flop in which an output state (0 or
1) becomes definite according to a phase difference between two input signals;
a phase adjustment unit for adjusting phases of the input signals; and
a feedback circuit unit for controlling the phase difference so that an occurrence ratio of 0 or 1 of an output from the flip-flop by the input signals converges on a given value within a specified repetition cycle, wherein the phase adjustment unit includes coarse adjustment means of a phase and fine adjustment means operating in sequence to achieve enlargement of a phase adjustment width and shortening of a phase adjustment time. - View Dependent Claims (37, 39, 40, 41)
-
-
38. A random number generator comprising:
-
a flip-flop in which an output state (0 or
1) becomes definite according to a phase difference between two input signals;
a phase adjustment unit for adjusting phases of the input signals; and
a feedback circuit unit for controlling the phase difference so that an occurrence ratio of 0 or 1 of an output from the flip-flop by the input signals converges on a given value within a specified repetition cycle, wherein;
the phase adjustment unit includes a delay circuit for delaying the input signals at several stages and outputting them, a selection circuit for selecting one of delay outputs according to a select input, and a reversible counter for controlling the select input according to the phase difference, and includes a control circuit for comparing a normal distribution of the occurrence ratio of 0 or 1 with the number of times of occurrence of 0 or 1 within the repetition cycle and making a count number of the reversible counter variable according to a position of the normal distribution to which the number of times of occurrence corresponds to achieve shortening of the phase adjustment time.
-
-
42. A one-bit random number generator comprising:
-
a random number generating unit for outputting “
1” and
“
0”
as random number data;
a first counter for counting a given number of times;
a second counter of counting the number of times of occurrence of the random number data outputted from the random number generating unit to produce count data;
a register for holding the count data of the second counter in every cycle counted by the first counter; and
an output circuit for outputting the count data held in this register as verification data. - View Dependent Claims (43, 49, 50, 51, 52)
-
-
44. A one-bit random number generator comprising:
-
a random number generating unit for outputting “
1” and
“
0”
as random number data;
a data holding unit for holding previous random number data outputted from the random number generating unit;
a comparator for comparing present random number data outputted from the random number generating unit with the previous random number data held in the data holding unit, outputting a count up signal when both are identical to each other, and outputting a count clear signal when both are different from each other;
a counter for counting up when the count up signal is received from the comparator and clearing count when the count clear signal is received from the comparator; and
an output circuit for outputting data held in the counter as verification data.
-
-
45. A one-bit random number generator, comprising:
-
a random number generating unit for outputting “
1” and
“
0”
as random number data;
a data holding unit for holding previous random number data outputted from the random number generating unit;
a first comparator for comparing present random number data outputted from the random number generating unit with the previous random number data held in the data holding unit, outputting a count up signal when both are identical to each other, and outputting a count clear signal when both are different from each other;
a counter for counting up when the count up signal is received from the first comparator and clearing count when the count clear signal is received from the first comparator;
a register for holding output data of the counter;
a second comparator for comparing the data of the register with the output data of the counter, outputting a data overwrite signal when the latter is larger than the former, and outputting a data hold signal at a time other than that;
a control circuit for performing a control to write the output data of the counter into the register when the data overwrite signal is received from the second comparator, and to hold the data of the register when the data hold signal is received from the second comparator; and
an output circuit for outputting the data held in the register as verification data. - View Dependent Claims (46)
-
-
47. A one-bit random number generator comprising:
-
a random number generating unit for outputting “
1” and
“
0”
as random number data;
a first counter for counting a given number of times;
a data holding unit for holding previous random number data outputted from the random number generating unit;
a comparator for comparing present random number data outputted from the random number generating unit with the previous random number data held in the data holding unit, outputting a count up signal when both are identical to each other, and outputting a count clear signal when both are different from each other;
a second counter for counting up when the count up signal is received from the comparator and clearing count when the count clear signal is received from the comparator;
a decoder for decoding output data of the second counter to output it for respective signal lengths;
plural third counters for respectively counting output data of the decoder for the respective signal lengths;
plural registers for respectively holding output data of the respective third counters every given number of times counted by the first counter; and
a control circuit for performing a control to output verification data from the respective registers on the basis of a signal in every given number of times counted by the first counter and output data of the comparator. - View Dependent Claims (48)
-
Specification