Interface for a block addressable mass storage system
First Claim
Patent Images
1. A system, comprising:
- a processor;
a nonvolatile mass storage device; and
a host control interface to couple the processor to the nonvolatile mass storage device and issue read/write commands to manage polarity.
1 Assignment
0 Petitions
Accused Products
Abstract
A host controller interface to manage the complexity of accessing mass storage that takes into account the special handling needs of various memory technologies such as polymer memories.
57 Citations
48 Claims
-
1. A system, comprising:
-
a processor;
a nonvolatile mass storage device; and
a host control interface to couple the processor to the nonvolatile mass storage device and issue read/write commands to manage polarity. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A computer system, comprising:
-
a processor;
multiple memory devices; and
a host controller interface to couple the processor to the multiple memory devices and issue a multi-control command to address the multiple memory devices with potentially different operation types. - View Dependent Claims (10, 11, 12, 13, 14)
-
-
15. A system comprising:
-
a processor;
addressable mass storage devices; and
a host controller interface to couple processor commands to the addressable mass storage devices and account for special handling needs of polymer devices in the addressable mass storage devices. - View Dependent Claims (16, 17, 18, 19, 20, 21)
-
-
22. A system comprising:
-
a processor having a transceiver coupled to dual antennas; and
a memory module coupled to the processor and including, (a) a memory controller, (b) storage devices to form a mass storage that is coupled to the memory controller, and (c) a host controller coupled to the processor to provide a refresh cycle issued through an interface to the storage devices. - View Dependent Claims (23, 24, 25, 26, 27, 28)
-
-
29. A system, comprising:
-
a processor;
main memory coupled to the processor; and
a disk cache memory module having a programming interface capable of streaming read/write data without direct processor instruction access to storage devices on the disk cache memory module, where data stored in the storage devices is retrieved and stored in the main memory. - View Dependent Claims (30, 31, 32)
-
-
33. A method including functions in a host control interface to facilitate readwrite operations in a mass storage to include at least one of:
-
(a) providing a continuous associated command to allow a group of commands to be issued together, (b) using a polarity map to determine how polarity is to handled for a specific access to the mass storage, (c) using a timing control to specify on a per operation basis what timings should be used for read/write operations, (d) using dynamic addressing to write data to a location in a different segment from where the data was read, (e) issuing a multi-command to allow different operations to multiple storage devices in the mass storage, (f) providing a refresh cycle, (g) recording a number or corrections applied to the mass storage, and (h) using a scatter gather list to correctly access data in the mass storage. - View Dependent Claims (34, 35, 36, 37, 39)
-
-
40. A method of error reporting, comprising:
-
providing a periodic memory refresh cycle for storage devices; and
allowing a memory controller to detect an error and interrupt the software controlling the storage devices to report a memory refresh failure. - View Dependent Claims (41, 42)
-
-
43. An article comprising a machine-readable storage medium containing instructions that if executed enable a host controller interface to control read/write operations for mass storage that include at least one of:
-
providing a continuous list of commands to allow a group of commands to be issued together;
using a polarity map to determine how polarity is to be handled for a specific access of the mass storage;
using a timing control to specify on a per operation basis what timing should be used for read/write operations;
using dynamic addressing to write data to a location in a different segment of the mass storage from where the data was read;
issuing a multi-command to allow different operations to multiple devices in the mass storage;
providing a refresh cycle; and
reporting a number of memory error corrections. - View Dependent Claims (44, 45, 46, 47, 48)
-
Specification