Increasing carrier mobility in NFET and PFET transistors on a common wafer
0 Assignments
0 Petitions
Accused Products
Abstract
Enhanced carrier mobility in transistors of differing (e.g. complementary) conductivity types is achieved on a common chip by provision of two or more respective stressed layers, such as etch stop layers, overlying the transistors with stress being wholly or partially relieved in portions of the respective layers, preferably by implantations with heavy ions such as germanium, arsenic, xenon, indium, antimony, silicon, nitrogen oxygen or carbon in accordance with a block-out mask. The distribution and small size of individual areas of such stressed structures also prevents warping or curling of even very thin substrates.
-
Citations
20 Claims
-
1-11. -11. (canceled)
-
12. An integrated circuit comprising
a first circuit element, a second circuit element, a first layer of material overlying said first circuit element and said second circuit element and having a first stress level in a first region of said first layer and a second stress level in a second region of said first layer, and a second layer of material overlying said first circuit element and said second circuit element and having a first stress level in a first region of said second layer and a second stress level in a second region of said second layer, wherein said second stress level in each of said first and second layers is reduced from the first stress level in each of said first and second layers.
Specification