Single crystal silicon sensor with additional layer and method of producing the same
First Claim
Patent Images
1. A SOI-based MEMS device comprising:
- a base layer;
a device layer;
an insulator layer between the base layer and the device layer; and
a deposited layer having a portion that is spaced from the device layer;
the device layer being between the insulator layer and the deposited layer.
1 Assignment
0 Petitions
Accused Products
Abstract
A SOI-based MEMS device has a base layer, a device layer, and an insulator layer between the base layer and the device layer. The device also has a deposited layer having a portion that is spaced from the device layer. The device layer is between the insulator layer and the deposited layer.
27 Citations
22 Claims
-
1. A SOI-based MEMS device comprising:
-
a base layer;
a device layer;
an insulator layer between the base layer and the device layer; and
a deposited layer having a portion that is spaced from the device layer;
the device layer being between the insulator layer and the deposited layer. - View Dependent Claims (2, 3, 5, 6, 7)
-
-
4. The MEMS device as defined by claim 4 wherein the deposited layer includes a material having a deposition temperature, the circuitry being capable of operating after being subjected to the deposition temperature.
-
8. A MEMS inertial sensor comprising:
-
a single crystal silicon layer having a top surface, the single crystal silicon layer also having sensing structure; and
a deposited additional layer adjacent to the top surface of the single crystal silicon layer, the deposited additional layer having a portion that is spaced from the top surface. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A method of forming an SOI-based MEMS device, the method comprising:
-
providing a SOI-based MEMS wafer having a top face;
depositing a sacrificial layer on the top face; and
depositing an additional MEMS layer on the sacrificial layer. - View Dependent Claims (16, 17, 18, 19)
-
-
20. A method of forming a MEMS inertial sensor, the method comprising:
-
providing a single crystal wafer having a top face;
depositing a sacrificial layer on the top face; and
depositing an additional MEMS layer on the sacrificial layer. - View Dependent Claims (21, 22)
-
Specification