Semiconductor electrochemical etching processes employing closed loop control
First Claim
Patent Images
1. A method of providing closed-loop control over an electrochemical etching process during porous semiconductor fabrication comprising:
- providing a substrate wafer of single-crystal semiconductor having a first surface and a second surface, disposing the substrate wafer in an electrochemical etching apparatus comprising the semiconductor wafer as an anode, electrolyte, and counter electrode as a cathode, executing an electrochemical etching process wherein at least part of said first surface of the semiconductor wafer is exposed to electrolyte, setting the electrochemical etching parameters to the electrochemical etching system comprising the substrate wafer, electrolyte and counter electrode, and performing the electrochemical etching process at over a process time period, measuring the value of the resistance of the electrochemical etching system at least once during the electrochemical process time period, and adjusting the electrochemical etching parameters according to the measurements of the resistivity of the electrochemical etching system at least once during the electrochemical process time period.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatus for providing closed-loop control over an electrochemical etching process during porous semiconductor fabrication enhance the quality of the porous semiconductor materials, especially those contained structural variations (such as porosity or morphology variations) along the thickness of said porous semiconductors. Such enhancement of the control over the electrochemical etching process is highly desired for many applications of porous semiconductor materials.
18 Citations
50 Claims
-
1. A method of providing closed-loop control over an electrochemical etching process during porous semiconductor fabrication comprising:
-
providing a substrate wafer of single-crystal semiconductor having a first surface and a second surface, disposing the substrate wafer in an electrochemical etching apparatus comprising the semiconductor wafer as an anode, electrolyte, and counter electrode as a cathode, executing an electrochemical etching process wherein at least part of said first surface of the semiconductor wafer is exposed to electrolyte, setting the electrochemical etching parameters to the electrochemical etching system comprising the substrate wafer, electrolyte and counter electrode, and performing the electrochemical etching process at over a process time period, measuring the value of the resistance of the electrochemical etching system at least once during the electrochemical process time period, and adjusting the electrochemical etching parameters according to the measurements of the resistivity of the electrochemical etching system at least once during the electrochemical process time period. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 37)
-
-
19. A method of providing closed-loop control over an electrochemical etching process during porous semiconductor fabrication comprising:
-
providing a substrate wafer of single-crystal semiconductor having a first surface and a second surface, disposing the substrate wafer in an electrochemical etching apparatus comprising the semiconductor wafer as an anode, electrolyte, counter electrode as a cathode and necessary hardware and/or software;
wherein at least part of said first surface of the semiconductor wafer is exposed to electrolyte,setting the electrochemical etching parameters to the electrochemical etching system comprising the substrate wafer, electrolyte and counter electrode, and performing the electrochemical etching process at over some temporal length, measuring the voltage oscillation frequency of the electrochemical etching system at least once during the electrochemical total process temporal length by setting the system to galvanostatic process conditions for at least some period of time and analyzing the temporal characteristics of the voltage needed by the electrochemical system in order to achieve a set level of electrical current density, and adjusting the electrochemical etching parameters according to the measurements of the voltage oscillation frequency of the electrochemical etching system at least once during the electrochemical total process temporal length. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36)
-
-
38. A method of providing closed-loop control over an electrochemical etching process during porous semiconductor fabrication comprising:
-
providing a substrate wafer of single-crystal semiconductor having a first surface and a second surface, disposing the substrate wafer in an electrochemical etching apparatus comprising the semiconductor wafer as an anode, electrolyte, counter electrode as a cathode and necessary hardware and/or software, wherein at least part of said first surface of the semiconductor wafer is exposed to electrolyte, setting the electrochemical etching parameters to the electrochemical etching system comprising the semiconductor wafer as an anode, electrolyte, and counter electrode as a cathode, and performing the electrochemical etching process over a total process temporal period, measuring and storing the current-voltage curve of the electrochemical etching system at least once during the electrochemical total process temporal period, and adjusting the electrochemical etching parameters according to the voltage and current values of a characteristic feature of the measured current-voltage curve of the electrochemical etching system at least once during the electrochemical process temporal length. - View Dependent Claims (39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50)
-
Specification